Home
last modified time | relevance | path

Searched refs:ToReg (Results 1 – 16 of 16) sorted by relevance

/freebsd-12.1/contrib/llvm/lib/Target/WebAssembly/
H A DWebAssemblyMemIntrinsicResults.cpp86 unsigned FromReg, unsigned ToReg, in ReplaceDominatedUses() argument
93 LiveInterval *ToLI = &LIS.getInterval(ToReg); in ReplaceDominatedUses()
123 O.setReg(ToReg); in ReplaceDominatedUses()
171 unsigned ToReg = MI.getOperand(0).getReg(); in optimizeCall() local
172 if (MRI.getRegClass(FromReg) != MRI.getRegClass(ToReg)) in optimizeCall()
175 return ReplaceDominatedUses(MBB, MI, FromReg, ToReg, MRI, MDT, LIS); in optimizeCall()
/freebsd-12.1/contrib/llvm/lib/CodeGen/GlobalISel/
H A DCombinerHelper.cpp27 unsigned ToReg) const { in replaceRegWith()
30 if (MRI.constrainRegAttrs(ToReg, FromReg)) in replaceRegWith()
31 MRI.replaceRegWith(FromReg, ToReg); in replaceRegWith()
33 Builder.buildCopy(ToReg, FromReg); in replaceRegWith()
40 unsigned ToReg) const { in replaceRegOpWith()
44 FromRegOp.setReg(ToReg); in replaceRegOpWith()
/freebsd-12.1/contrib/llvm/include/llvm/CodeGen/GlobalISel/
H A DCombinerHelper.h38 void replaceRegWith(MachineRegisterInfo &MRI, unsigned FromReg, unsigned ToReg) const;
43 unsigned ToReg) const;
/freebsd-12.1/contrib/llvm/lib/MC/
H A DMCRegisterInfo.cpp77 return I->ToReg; in getDwarfRegNum()
89 return I->ToReg; in getLLVMRegNum()
102 return I->ToReg; in getLLVMRegNumFromEH()
/freebsd-12.1/contrib/llvm/lib/CodeGen/
H A DMachineRegisterInfo.cpp381 void MachineRegisterInfo::replaceRegWith(unsigned FromReg, unsigned ToReg) { in replaceRegWith() argument
382 assert(FromReg != ToReg && "Cannot replace a reg with itself"); in replaceRegWith()
390 if (TargetRegisterInfo::isPhysicalRegister(ToReg)) { in replaceRegWith()
391 O.substPhysReg(ToReg, *TRI); in replaceRegWith()
393 O.setReg(ToReg); in replaceRegWith()
H A DTwoAddressInstructionPass.cpp130 bool isRevCopyChain(unsigned FromReg, unsigned ToReg, int Maxlen);
365 bool TwoAddressInstructionPass::isRevCopyChain(unsigned FromReg, unsigned ToReg, in isRevCopyChain() argument
375 if (TmpReg == ToReg) in isRevCopyChain()
803 unsigned ToReg = VirtRegPairs.back(); in scanUses() local
808 bool isNew = DstRegMap.insert(std::make_pair(FromReg, ToReg)).second; in scanUses()
810 assert(DstRegMap[FromReg] == ToReg &&"Can't map to two dst registers!"); in scanUses()
811 ToReg = FromReg; in scanUses()
813 bool isNew = DstRegMap.insert(std::make_pair(DstReg, ToReg)).second; in scanUses()
815 assert(DstRegMap[DstReg] == ToReg && "Can't map to two dst registers!"); in scanUses()
H A DSplitKit.h435 SlotIndex buildCopy(unsigned FromReg, unsigned ToReg, LaneBitmask LaneMask,
439 SlotIndex buildSingleSubRegCopy(unsigned FromReg, unsigned ToReg,
H A DSplitKit.cpp513 SlotIndex SplitEditor::buildSingleSubRegCopy(unsigned FromReg, unsigned ToReg, in buildSingleSubRegCopy() argument
519 .addReg(ToReg, RegState::Define | getUndefRegState(FirstCopy) in buildSingleSubRegCopy()
538 SlotIndex SplitEditor::buildCopy(unsigned FromReg, unsigned ToReg, in buildCopy() argument
545 BuildMI(MBB, InsertBefore, DebugLoc(), Desc, ToReg).addReg(FromReg); in buildCopy()
561 assert(RC == MRI.getRegClass(ToReg) && "Should have same reg class"); in buildCopy()
589 SlotIndex Def = buildSingleSubRegCopy(FromReg, ToReg, MBB, InsertBefore, in buildCopy()
619 buildSingleSubRegCopy(FromReg, ToReg, MBB, InsertBefore, BestIdx, in buildCopy()
H A DMachineInstr.cpp1125 void MachineInstr::substituteRegister(unsigned FromReg, unsigned ToReg, in substituteRegister() argument
1128 if (TargetRegisterInfo::isPhysicalRegister(ToReg)) { in substituteRegister()
1130 ToReg = RegInfo.getSubReg(ToReg, SubIdx); in substituteRegister()
1134 MO.substPhysReg(ToReg, RegInfo); in substituteRegister()
1140 MO.substVirtReg(ToReg, SubIdx, RegInfo); in substituteRegister()
H A DMachinePipeliner.cpp2073 static void replaceRegUsesAfterLoop(unsigned FromReg, unsigned ToReg, in replaceRegUsesAfterLoop() argument
2083 O.setReg(ToReg); in replaceRegUsesAfterLoop()
2085 if (!LIS.hasInterval(ToReg)) in replaceRegUsesAfterLoop()
2086 LIS.createEmptyInterval(ToReg); in replaceRegUsesAfterLoop()
/freebsd-12.1/contrib/llvm/lib/MCA/HardwareUnits/
H A DRegisterFile.cpp335 MCPhysReg ToReg = WS.getRegisterID(); in tryEliminateMove() local
346 if (AliasReg != ToReg) { in tryEliminateMove()
347 RegisterMappings[ToReg].second.AliasRegID = AliasReg; in tryEliminateMove()
348 for (MCSubRegIterator I(ToReg, &MRI); I.isValid(); ++I) in tryEliminateMove()
/freebsd-12.1/contrib/llvm/include/llvm/MC/
H A DMCRegisterInfo.h137 unsigned ToReg; member
/freebsd-12.1/contrib/llvm/include/llvm/CodeGen/
H A DMachineRegisterInfo.h587 void replaceRegWith(unsigned FromReg, unsigned ToReg);
H A DMachineInstr.h1309 void substituteRegister(unsigned FromReg, unsigned ToReg, unsigned SubIdx,
/freebsd-12.1/contrib/llvm/lib/Target/Hexagon/
H A DHexagonConstPropagation.cpp1869 void replaceAllRegUsesWith(unsigned FromReg, unsigned ToReg);
3109 unsigned ToReg) { in replaceAllRegUsesWith() argument
3111 assert(TargetRegisterInfo::isVirtualRegister(ToReg)); in replaceAllRegUsesWith()
3115 O.setReg(ToReg); in replaceAllRegUsesWith()
/freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.cpp4167 SDValue ToReg = DAG.getCopyToReg(Chain, SL, SGPR01, in lowerTRAP() local
4170 ToReg, in lowerTRAP()
4173 ToReg.getValue(1) in lowerTRAP()