| /freebsd-12.1/contrib/llvm/utils/TableGen/ |
| H A D | AsmWriterInst.h | 36 } OperandType; member 53 AsmWriterOperand(OpType op = isLiteralTextOperand):OperandType(op) {} in OperandType() function 57 : OperandType(op), Str(LitStr) {} in OperandType() function 63 : OperandType(op), MIOpNo(_MIOpNo), Str(Printer), MiModifier(Modifier) {} in OperandType() function 66 if (OperandType != Other.OperandType || Str != Other.Str) return true; 67 if (OperandType == isMachineInstrOperand) 98 Operands.back().OperandType == AsmWriterOperand::isLiteralTextOperand) in AddLiteralString()
|
| H A D | WebAssemblyDisassemblerEmitter.cpp | 95 assert(Op.OperandType != "MCOI::OPERAND_UNKNOWN"); in emitWebAssemblyDisassemblerTables() 96 CurOperandList.push_back(Op.OperandType); in emitWebAssemblyDisassemblerTables()
|
| H A D | AsmWriterInst.cpp | 30 if (OperandType == isLiteralTextOperand) { in getCode() 36 if (OperandType == isLiteralStatementOperand) in getCode()
|
| H A D | CodeGenInstruction.cpp | 72 std::string OperandType = "OPERAND_UNKNOWN"; in CGIOperandList() local 78 OperandType = Rec->getValueAsString("OperandType"); in CGIOperandList() 83 OperandType = Rec->getValueAsString("OperandType"); in CGIOperandList() 108 OperandType = "OPERAND_REGISTER"; in CGIOperandList() 123 OperandNamespace + "::" + OperandType, MIOperandNo, in CGIOperandList()
|
| H A D | CodeGenInstruction.h | 94 std::string OperandType; member 122 OperandType(OT), MIOperandNo(MION), MINumOperands(MINO), in OperandInfo()
|
| H A D | X86DisassemblerTables.cpp | 48 static inline const char* stringForOperandType(OperandType type) { in stringForOperandType() 830 typedef SmallVector<std::pair<OperandEncoding, OperandType>, in emitInstructionInfo() 842 OperandType Type = (OperandType)InstructionSpecifiers[Index] in emitInstructionInfo() 875 OperandType Type = (OperandType)InstructionSpecifiers[index] in emitInstructionInfo()
|
| H A D | X86RecognizableInstr.h | 241 static OperandType typeFromString(const std::string& s,
|
| /freebsd-12.1/contrib/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyInstrInfo.td | 109 let OperandType = "OPERAND_LOCAL" in 112 let OperandType = "OPERAND_GLOBAL" in 115 let OperandType = "OPERAND_I32IMM" in 118 let OperandType = "OPERAND_I64IMM" in 121 let OperandType = "OPERAND_F32IMM" in 124 let OperandType = "OPERAND_F64IMM" in 127 let OperandType = "OPERAND_VEC_I8IMM" in 142 let OperandType = "OPERAND_OFFSET32" in 150 let OperandType = "OPERAND_EVENT" in 153 } // OperandType = "OPERAND_P2ALIGN" [all …]
|
| H A D | WebAssemblySetP2AlignOperands.cpp | 65 assert(MI.getDesc().OpInfo[OperandNo].OperandType == in RewriteP2Align()
|
| /freebsd-12.1/contrib/llvm/lib/Target/WebAssembly/MCTargetDesc/ |
| H A D | WebAssemblyMCCodeEmitter.cpp | 94 << int(Info.OperandType) << "\n"); in encodeInstruction() 95 switch (Info.OperandType) { in encodeInstruction() 131 if (Info.OperandType == WebAssembly::OPERAND_F32IMM) { in encodeInstruction() 137 assert(Info.OperandType == WebAssembly::OPERAND_F64IMM); in encodeInstruction() 146 switch (Info.OperandType) { in encodeInstruction()
|
| /freebsd-12.1/contrib/llvm/include/llvm/MC/ |
| H A D | MCInstrDesc.h | 44 enum OperandType { enum 79 uint8_t OperandType; variable 99 return OperandType >= MCOI::OPERAND_FIRST_GENERIC && in isGenericType() 100 OperandType <= MCOI::OPERAND_LAST_GENERIC; in isGenericType() 105 return OperandType - MCOI::OPERAND_FIRST_GENERIC; in getGenericTypeIndex()
|
| /freebsd-12.1/contrib/llvm/tools/clang/include/clang/Sema/ |
| H A D | DelayedDiagnostic.h | 169 DD.ForbiddenTypeData.OperandType = type.getAsOpaquePtr(); in makeForbiddenType() 224 return QualType::getFromOpaquePtr(ForbiddenTypeData.OperandType); in getForbiddenTypeOperand() 256 void *OperandType; member
|
| /freebsd-12.1/contrib/llvm/lib/Target/WebAssembly/InstPrinter/ |
| H A D | WebAssemblyInstPrinter.cpp | 153 if (Desc.OpInfo[i].OperandType != WebAssembly::OPERAND_BASIC_BLOCK) in printInst() 239 if (Info.OperandType == WebAssembly::OPERAND_F32IMM) { in printOperand() 244 assert(Info.OperandType == WebAssembly::OPERAND_F64IMM); in printOperand()
|
| /freebsd-12.1/contrib/llvm/lib/DebugInfo/DWARF/ |
| H A D | DWARFDebugFrame.cpp | 164 ArrayRef<CFIProgram::OperandType[2]> CFIProgram::getOperandTypes() { in getOperandTypes() 165 static OperandType OpTypes[DW_CFA_restore+1][2]; in getOperandTypes() 168 return ArrayRef<OperandType[2]>(&OpTypes[0], DW_CFA_restore+1); in getOperandTypes() 214 return ArrayRef<OperandType[2]>(&OpTypes[0], DW_CFA_restore+1); in getOperandTypes() 223 OperandType Type = getOperandTypes()[Opcode][OperandIdx]; in printOperand()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.td | 569 let OperandType = opType#"_INT16"; 575 let OperandType = opType#"_FP16"; 581 let OperandType = opType#"_INT32"; 586 let OperandType = opType#"_FP32"; 591 let OperandType = opType#"_INT64"; 596 let OperandType = opType#"_FP64"; 601 let OperandType = opType#"_V2INT16"; 607 let OperandType = opType#"_V2FP16";
|
| H A D | SIInstrInfo.h | 630 bool isInlineConstant(const MachineOperand &MO, uint8_t OperandType) const; 634 return isInlineConstant(MO, OpInfo.OperandType); in isInlineConstant() 655 return isInlineConstant(MO, MI.getDesc().OpInfo[OpIdx].OperandType); in isInlineConstant() 672 return isInlineConstant(MO, MI.getDesc().OpInfo[OpIdx].OperandType); in isInlineConstant() 682 return MO.isImm() && !isInlineConstant(MO, OpInfo.OperandType); in isLiteralConstant() 743 assert(OpInfo.OperandType == MCOI::OPERAND_IMMEDIATE); in getOpSize()
|
| /freebsd-12.1/contrib/llvm/lib/MC/ |
| H A D | MCInstrAnalysis.cpp | 30 Info->get(Inst.getOpcode()).OpInfo[0].OperandType != MCOI::OPERAND_PCREL) in evaluateBranch()
|
| /freebsd-12.1/contrib/llvm/include/llvm/DebugInfo/DWARF/ |
| H A D | DWARFDebugFrame.h | 108 enum OperandType { enum 122 static ArrayRef<OperandType[2]> getOperandTypes();
|
| /freebsd-12.1/contrib/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMMCTargetDesc.cpp | 267 if (Info->get(Inst.getOpcode()).OpInfo[0].OperandType!=MCOI::OPERAND_PCREL) in evaluateBranch() 283 if (Info->get(Inst.getOpcode()).OpInfo[0].OperandType!=MCOI::OPERAND_PCREL) in evaluateBranch()
|
| /freebsd-12.1/contrib/llvm/lib/Target/Lanai/MCTargetDesc/ |
| H A D | LanaiMCTargetDesc.cpp | 101 if (Info->get(Inst.getOpcode()).OpInfo[0].OperandType == in evaluateBranch()
|
| /freebsd-12.1/contrib/llvm/lib/Target/Mips/ |
| H A D | MicroMipsInstrInfo.td | 70 let OperandType = "OPERAND_MEMORY"; 103 let OperandType = "OPERAND_MEMORY"; 111 let OperandType = "OPERAND_MEMORY"; 121 let OperandType = "OPERAND_MEMORY"; 129 let OperandType = "OPERAND_MEMORY"; 137 let OperandType = "OPERAND_MEMORY"; 146 let OperandType = "OPERAND_MEMORY"; 162 let OperandType = "OPERAND_MEMORY"; 175 let OperandType = "OPERAND_PCREL"; 182 let OperandType = "OPERAND_PCREL"; [all …]
|
| /freebsd-12.1/contrib/llvm/lib/Target/X86/Disassembler/ |
| H A D | X86DisassemblerDecoder.cpp | 1426 OperandType type, \ 1533 (OperandType)op->type, in fixupReg() 1541 (OperandType)op->type, in fixupReg() 1550 (OperandType)op->type, in fixupReg() 1760 switch ((OperandType)Op.type) { in readOperands()
|
| /freebsd-12.1/contrib/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsMCTargetDesc.cpp | 144 switch (Info->get(Inst.getOpcode()).OpInfo[NumOps - 1].OperandType) { in evaluateBranch()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/Utils/ |
| H A D | AMDGPUBaseInfo.cpp | 770 unsigned OpType = Desc.OpInfo[OpNo].OperandType; in isSISrcOperand() 777 unsigned OpType = Desc.OpInfo[OpNo].OperandType; in isSISrcFPOperand() 794 unsigned OpType = Desc.OpInfo[OpNo].OperandType; in isSISrcInlinableOperand()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64MCTargetDesc.cpp | 151 if (Desc.OpInfo[i].OperandType == MCOI::OPERAND_PCREL) { in evaluateBranch()
|