Home
last modified time | relevance | path

Searched refs:LoadLatency (Results 1 – 25 of 52) sorted by relevance

123

/freebsd-12.1/contrib/llvm/lib/Target/ARM/
H A DARMScheduleM3.td17 let LoadLatency = 2; // Latency when not pipelined, not pc-relative
/freebsd-12.1/contrib/llvm/lib/Target/Hexagon/
H A DHexagonScheduleV62.td31 let LoadLatency = 1;
H A DHexagonScheduleV65.td34 let LoadLatency = 1;
H A DHexagonScheduleV66.td34 let LoadLatency = 1;
H A DHexagonScheduleV5.td40 let LoadLatency = 1;
H A DHexagonScheduleV55.td42 let LoadLatency = 1;
H A DHexagonScheduleV60.td75 let LoadLatency = 1;
/freebsd-12.1/contrib/llvm/lib/Target/Lanai/
H A DLanaiSchedule.td29 let LoadLatency = 2;
/freebsd-12.1/contrib/llvm/include/llvm/MC/
H A DMCSchedule.h285 unsigned LoadLatency; member
/freebsd-12.1/contrib/llvm/lib/Target/PowerPC/
H A DPPCScheduleA2.td161 let LoadLatency = 6; // Optimistic load latency assuming bypass.
H A DPPCScheduleG5.td120 let LoadLatency = 3; // Optimistic load latency assuming bypass.
H A DPPCScheduleE500.td273 let LoadLatency = 5; // Optimistic load latency assuming bypass.
H A DPPCScheduleE500mc.td328 let LoadLatency = 5; // Optimistic load latency assuming bypass.
H A DPPCScheduleP9.td27 let LoadLatency = 5;
H A DPPCScheduleE5500.td372 let LoadLatency = 6; // Optimistic load latency assuming bypass.
H A DPPCScheduleP7.td393 let LoadLatency = 3; // Optimistic load latency assuming bypass.
H A DPPCScheduleP8.td402 let LoadLatency = 3; // Optimistic load latency assuming bypass.
H A DPPCSchedule440.td593 let LoadLatency = 5; // Optimistic load latency assuming bypass.
/freebsd-12.1/contrib/llvm/lib/Target/AArch64/
H A DAArch64SchedFalkor.td23 let LoadLatency = 3; // Optimistic load latency.
H A DAArch64SchedKryo.td23 let LoadLatency = 4; // Optimistic load latency
H A DAArch64SchedThunderX.td24 let LoadLatency = 3; // Optimistic load latency.
H A DAArch64SchedA53.td22 let LoadLatency = 3; // Optimistic load latency assuming bypass.
/freebsd-12.1/contrib/llvm/include/llvm/Target/
H A DTargetSchedule.td75 // Target hooks allow subtargets to associate LoadLatency and
84 int LoadLatency = -1; // Cycles for loads to access the cache.
/freebsd-12.1/contrib/llvm/lib/Target/X86/
H A DX86ScheduleSLM.td20 let LoadLatency = 3;
/freebsd-12.1/contrib/llvm/lib/CodeGen/
H A DTargetInstrInfo.cpp1081 return SchedModel.LoadLatency; in defaultDefLatency()

123