Searched refs:CSEL (Results 1 – 9 of 9) sorted by relevance
| /freebsd-12.1/sys/dev/ncr/ |
| H A D | ncrreg.h | 90 #define CSEL 0x10 /* r/w: SCSI-SEL */ macro
|
| /freebsd-12.1/contrib/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 996 case AArch64ISD::CSEL: { in computeKnownBitsForTargetNode() 1096 case AArch64ISD::CSEL: return "AArch64ISD::CSEL"; in getTargetNodeName() 2263 Overflow = DAG.getNode(AArch64ISD::CSEL, dl, MVT::i32, FVal, TVal, in LowerXALUO() 4746 unsigned Opcode = AArch64ISD::CSEL; in LowerSELECT_CC() 4821 if (Opcode != AArch64ISD::CSEL) { in LowerSELECT_CC() 4834 if (Opcode == AArch64ISD::CSEL && RHSVal && !RHSVal->isOne() && in LowerSELECT_CC() 5353 SDValue Lo = DAG.getNode(AArch64ISD::CSEL, dl, VT, LoForBigShift, in LowerShiftRightParts() 5364 SDValue Hi = DAG.getNode(AArch64ISD::CSEL, dl, VT, HiForBigShift, in LowerShiftRightParts() 5408 SDValue Hi = DAG.getNode(AArch64ISD::CSEL, dl, VT, HiForBigShift, in LowerShiftLeftParts() 9683 if (Op.getOpcode() != AArch64ISD::CSEL) in isSetCC() [all …]
|
| H A D | AArch64ISelLowering.h | 44 CSEL, enumerator
|
| H A D | AArch64SchedThunderX2T99.td | 432 "CCMP(W|X)(i|r)", "CSEL(W|X)r", 454 "CCMP(W|X)(i|r)", "CSEL(W|X)r", 473 "CCMP(W|X)(i|r)", "CSEL(W|X)r",
|
| H A D | AArch64SchedCyclone.td | 147 // CSEL,CSINC,CSINV,CSNEG
|
| H A D | AArch64SchedFalkorDetails.td | 895 def : InstRW<[FalkorWr_1XYZ_1cyc], (instregex "^(CSEL|CSINC|CSINV|CSNEG)(W|X)r$")>;
|
| H A D | AArch64SchedKryoDetails.td | 544 (instregex "CSEL(W|X)r")>;
|
| H A D | AArch64InstrInfo.td | 273 def AArch64csel : SDNode<"AArch64ISD::CSEL", SDT_AArch64CSel>; 1500 defm CSEL : CondSelect<0, 0b00, "csel">; 3207 // CSEL instructions providing f128 types need to be handled by a
|
| /freebsd-12.1/sys/dev/sym/ |
| H A D | sym_defs.h | 304 #define CSEL 0x10 /* r/w: SCSI-SEL */ macro
|