Home
last modified time | relevance | path

Searched refs:AddrReg (Results 1 – 22 of 22) sorted by relevance

/freebsd-12.1/contrib/llvm/lib/Target/RISCV/
H A DRISCVExpandPseudoInsts.cpp163 unsigned AddrReg = MI.getOperand(2).getReg(); in doAtomicBinOpExpansion() local
174 .addReg(AddrReg); in doAtomicBinOpExpansion()
188 .addReg(AddrReg) in doAtomicBinOpExpansion()
240 .addReg(AddrReg); in doMaskedAtomicBinOpExpansion()
273 .addReg(AddrReg) in doMaskedAtomicBinOpExpansion()
380 .addReg(AddrReg); in expandAtomicMinMaxOp()
432 .addReg(AddrReg) in expandAtomicMinMaxOp()
489 .addReg(AddrReg); in expandAtomicCmpXchg()
498 .addReg(AddrReg) in expandAtomicCmpXchg()
511 .addReg(AddrReg); in expandAtomicCmpXchg()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsNaClELFStreamer.cpp102 void emitMask(unsigned AddrReg, unsigned MaskReg, in emitMask() argument
106 MaskInst.addOperand(MCOperand::createReg(AddrReg)); in emitMask()
107 MaskInst.addOperand(MCOperand::createReg(AddrReg)); in emitMask()
115 unsigned AddrReg = MI.getOperand(0).getReg(); in sandboxIndirectJump() local
118 emitMask(AddrReg, IndirectBranchMaskReg, STI); in sandboxIndirectJump()
/freebsd-12.1/contrib/llvm/lib/Target/ARC/
H A DARCExpandPseudos.cpp63 unsigned AddrReg = MF.getRegInfo().createVirtualRegister(&ARC::GPR32RegClass); in ExpandStore() local
66 BuildMI(*SI.getParent(), SI, SI.getDebugLoc(), TII->get(AddOpc), AddrReg) in ExpandStore()
72 .addReg(AddrReg) in ExpandStore()
/freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/
H A DSILoadStoreOptimizer.cpp511 const MachineOperand *AddrReg[5]; in findMatchingInst() local
536 AddrReg[i] = &CI.I->getOperand(AddrIdx[i]); in findMatchingInst()
540 if (AddrReg[i]->isReg() && in findMatchingInst()
542 MRI->hasOneNonDBGUse(AddrReg[i]->getReg()))) in findMatchingInst()
716 unsigned BaseReg = AddrReg->getReg(); in mergeRead2Pair()
717 unsigned BaseSubReg = AddrReg->getSubReg(); in mergeRead2Pair()
729 .addReg(AddrReg->getReg(), 0, BaseSubReg); in mergeRead2Pair()
785 const MachineOperand *AddrReg = in mergeWrite2Pair() local
809 unsigned BaseReg = AddrReg->getReg(); in mergeWrite2Pair()
810 unsigned BaseSubReg = AddrReg->getSubReg(); in mergeWrite2Pair()
[all …]
H A DR600InstrInfo.cpp1126 unsigned AddrReg; in buildIndirectWrite() local
1129 case 0: AddrReg = R600::R600_AddrRegClass.getRegister(Address); break; in buildIndirectWrite()
1130 case 1: AddrReg = R600::R600_Addr_YRegClass.getRegister(Address); break; in buildIndirectWrite()
1131 case 2: AddrReg = R600::R600_Addr_ZRegClass.getRegister(Address); break; in buildIndirectWrite()
1132 case 3: AddrReg = R600::R600_Addr_WRegClass.getRegister(Address); break; in buildIndirectWrite()
1139 AddrReg, ValueReg) in buildIndirectWrite()
1158 unsigned AddrReg; in buildIndirectRead() local
1161 case 0: AddrReg = R600::R600_AddrRegClass.getRegister(Address); break; in buildIndirectRead()
1162 case 1: AddrReg = R600::R600_Addr_YRegClass.getRegister(Address); break; in buildIndirectRead()
1163 case 2: AddrReg = R600::R600_Addr_ZRegClass.getRegister(Address); break; in buildIndirectRead()
[all …]
H A DSIInstrInfo.cpp328 MachineOperand *AddrReg = getNamedOperand(LdSt, AMDGPU::OpName::vaddr); in getMemOperandWithOffset() local
329 if (!AddrReg) in getMemOperandWithOffset()
334 BaseOp = AddrReg; in getMemOperandWithOffset()
/freebsd-12.1/contrib/llvm/lib/Target/AArch64/
H A DAArch64CallLowering.cpp64 unsigned AddrReg = MRI.createGenericVirtualRegister(LLT::pointer(0, 64)); in getStackAddress() local
65 MIRBuilder.buildFrameIndex(AddrReg, FI); in getStackAddress()
67 return AddrReg; in getStackAddress()
142 unsigned AddrReg = MRI.createGenericVirtualRegister(p0); in getStackAddress() local
143 MIRBuilder.buildGEP(AddrReg, SPReg, OffsetReg); in getStackAddress()
146 return AddrReg; in getStackAddress()
H A DAArch64SIMDInstrOpt.cpp505 unsigned SeqReg, AddrReg; in optimizeLdStInterleave() local
519 AddrReg = MI.getOperand(1).getReg(); in optimizeLdStInterleave()
573 .addReg(AddrReg) in optimizeLdStInterleave()
613 .addReg(AddrReg) in optimizeLdStInterleave()
618 .addReg(AddrReg) in optimizeLdStInterleave()
H A DAArch64ExpandPseudoInsts.cpp601 unsigned AddrReg = MI.getOperand(2).getReg(); in expandCMP_SWAP() local
623 .addReg(AddrReg); in expandCMP_SWAP()
640 .addReg(AddrReg); in expandCMP_SWAP()
681 unsigned AddrReg = MI.getOperand(3).getReg(); in expandCMP_SWAP_128() local
704 .addReg(AddrReg); in expandCMP_SWAP_128()
733 .addReg(AddrReg); in expandCMP_SWAP_128()
H A DAArch64FastISel.cpp232 bool emitStoreRelease(MVT VT, unsigned SrcReg, unsigned AddrReg,
2057 unsigned AddrReg, in emitStoreRelease() argument
2070 AddrReg = constrainOperandRegClass(II, AddrReg, 1); in emitStoreRelease()
2073 .addReg(AddrReg) in emitStoreRelease()
2197 unsigned AddrReg = getRegForValue(PtrV); in selectStore() local
2198 return emitStoreRelease(VT, SrcReg, AddrReg, in selectStore()
2519 unsigned AddrReg = getRegForValue(BI->getOperand(0)); in selectIndirectBr() local
2520 if (AddrReg == 0) in selectIndirectBr()
2525 AddrReg = constrainOperandRegClass(II, AddrReg, II.getNumDefs()); in selectIndirectBr()
5062 const unsigned AddrReg = constrainOperandRegClass( in selectAtomicCmpXchg() local
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/X86/
H A DX86CallLowering.cpp117 unsigned AddrReg = MRI.createGenericVirtualRegister(p0); in getStackAddress() local
118 MIRBuilder.buildGEP(AddrReg, SPReg, OffsetReg); in getStackAddress()
121 return AddrReg; in getStackAddress()
240 unsigned AddrReg = MRI.createGenericVirtualRegister( in getStackAddress() local
242 MIRBuilder.buildFrameIndex(AddrReg, FI); in getStackAddress()
243 return AddrReg; in getStackAddress()
H A DX86InstructionSelector.cpp1450 unsigned AddrReg = MRI.createVirtualRegister(&X86::GR64RegClass); in materializeFP() local
1451 BuildMI(*I.getParent(), I, DbgLoc, TII.get(X86::MOV64ri), AddrReg) in materializeFP()
1460 AddrReg) in materializeFP()
H A DX86SpeculativeLoadHardening.cpp1159 unsigned AddrReg = MRI->createVirtualRegister(&X86::GR64RegClass); in tracePredStateThroughIndirectBranches() local
1161 BuildMI(MBB, InsertPt, DebugLoc(), TII->get(X86::LEA64r), AddrReg) in tracePredStateThroughIndirectBranches()
1172 .addReg(AddrReg, RegState::Kill); in tracePredStateThroughIndirectBranches()
H A DX86FastISel.cpp3812 unsigned AddrReg = createResultReg(&X86::GR64RegClass); in X86MaterializeFP() local
3814 AddrReg) in X86MaterializeFP()
3818 addDirectMem(MIB, AddrReg); in X86MaterializeFP()
/freebsd-12.1/contrib/llvm/lib/Target/Mips/
H A DMipsCallLowering.cpp160 unsigned AddrReg = MRI.createGenericVirtualRegister(LLT::pointer(0, 32)); in getStackAddress() local
161 MIRBuilder.buildFrameIndex(AddrReg, FI); in getStackAddress()
163 return AddrReg; in getStackAddress()
233 unsigned AddrReg = MRI.createGenericVirtualRegister(p0); in getStackAddress() local
234 MIRBuilder.buildGEP(AddrReg, SPReg, OffsetReg); in getStackAddress()
242 return AddrReg; in getStackAddress()
H A DMipsISelLowering.cpp2353 unsigned AddrReg = ABI.IsN64() ? Mips::V0_64 : Mips::V0; in lowerEH_RETURN() local
2355 Chain = DAG.getCopyToReg(Chain, DL, AddrReg, Handler, Chain.getValue(1)); in lowerEH_RETURN()
2358 DAG.getRegister(AddrReg, getPointerTy(MF.getDataLayout())), in lowerEH_RETURN()
/freebsd-12.1/contrib/llvm/lib/Target/ARM/
H A DARMCallLowering.cpp107 unsigned AddrReg = MRI.createGenericVirtualRegister(p0); in getStackAddress() local
108 MIRBuilder.buildGEP(AddrReg, SPReg, OffsetReg); in getStackAddress()
111 return AddrReg; in getStackAddress()
315 unsigned AddrReg = in getStackAddress() local
317 MIRBuilder.buildFrameIndex(AddrReg, FI); in getStackAddress()
319 return AddrReg; in getStackAddress()
H A DARMExpandPseudoInsts.cpp932 unsigned AddrReg = MI.getOperand(2).getReg(); in ExpandCMP_SWAP() local
961 MIB.addReg(AddrReg); in ExpandCMP_SWAP()
985 .addReg(AddrReg); in ExpandCMP_SWAP()
1051 unsigned AddrReg = MI.getOperand(2).getReg(); in ExpandCMP_SWAP_64() local
1079 MIB.addReg(AddrReg).add(predOps(ARMCC::AL)); in ExpandCMP_SWAP_64()
1108 MIB.addReg(AddrReg).add(predOps(ARMCC::AL)); in ExpandCMP_SWAP_64()
H A DARMFastISel.cpp1336 unsigned AddrReg = getRegForValue(I->getOperand(0)); in SelectIndirectBr() local
1337 if (AddrReg == 0) return false; in SelectIndirectBr()
1343 TII.get(Opc)).addReg(AddrReg)); in SelectIndirectBr()
/freebsd-12.1/contrib/llvm/lib/CodeGen/GlobalISel/
H A DLegalizerHelper.cpp1231 unsigned AddrReg = MI.getOperand(1).getReg(); in fewerElementsVector() local
1241 LLT::scalar(MRI.getType(AddrReg).getScalarSizeInBits()); in fewerElementsVector()
1248 MIRBuilder.materializeGEP(NewAddrReg, AddrReg, OffsetTy, Adjustment); in fewerElementsVector()
/freebsd-12.1/contrib/llvm/lib/Target/PowerPC/
H A DPPCFastISel.cpp1865 unsigned AddrReg = getRegForValue(I->getOperand(0)); in SelectIndirectBr() local
1866 if (AddrReg == 0) in SelectIndirectBr()
1870 .addReg(AddrReg); in SelectIndirectBr()
/freebsd-12.1/contrib/llvm/lib/Target/AArch64/InstPrinter/
H A DAArch64InstPrinter.cpp727 unsigned AddrReg = MI->getOperand(OpNum++).getReg(); in printInst() local
728 O << ", [" << getRegisterName(AddrReg) << ']'; in printInst()