| /f-stack/dpdk/drivers/net/bonding/ |
| H A D | rte_eth_bond_api.c | 513 eth_bond_slave_inherit_desc_lim_first(&internals->tx_desc_lim, in __eth_bond_slave_add_lock_free() 514 &dev_info.tx_desc_lim); in __eth_bond_slave_add_lock_free() 527 &internals->tx_desc_lim, &dev_info.tx_desc_lim); in __eth_bond_slave_add_lock_free()
|
| H A D | eth_bond_private.h | 167 struct rte_eth_desc_lim tx_desc_lim; /**< Tx descriptor limits */ member
|
| H A D | rte_eth_bond_pmd.c | 2202 if (slave_info.tx_desc_lim.nb_max < max_tx_desc_lim) in bond_ethdev_info() 2203 max_tx_desc_lim = slave_info.tx_desc_lim.nb_max; in bond_ethdev_info() 2216 dev_info->tx_desc_lim.nb_max = max_tx_desc_lim; in bond_ethdev_info() 3275 memset(&internals->tx_desc_lim, 0, sizeof(internals->tx_desc_lim)); in bond_alloc()
|
| /f-stack/dpdk/drivers/net/mvneta/ |
| H A D | mvneta_ethdev.c | 171 info->tx_desc_lim.nb_max = MRVL_NETA_TXD_MAX; in mvneta_dev_infos_get() 172 info->tx_desc_lim.nb_min = MRVL_NETA_TXD_MIN; in mvneta_dev_infos_get() 173 info->tx_desc_lim.nb_align = MRVL_NETA_TXD_ALIGN; in mvneta_dev_infos_get()
|
| /f-stack/dpdk/drivers/net/mlx5/ |
| H A D | mlx5_ethdev.c | 277 info->tx_desc_lim.nb_seg_max = nb_max; in mlx5_set_txlimit_params() 278 info->tx_desc_lim.nb_mtu_seg_max = nb_max; in mlx5_set_txlimit_params()
|
| /f-stack/dpdk/drivers/net/netvsc/ |
| H A D | hn_vf.c | 195 hn_vf_merge_desc_lim(&info->tx_desc_lim, &vf_info.tx_desc_lim); in hn_vf_info_merge()
|
| H A D | hn_ethdev.c | 269 dev_info->tx_desc_lim.nb_min = 1; in hn_dev_info_get() 270 dev_info->tx_desc_lim.nb_max = 4096; in hn_dev_info_get()
|
| /f-stack/dpdk/examples/ethtool/ethtool-app/ |
| H A D | main.c | 113 dev_info.tx_desc_lim.nb_max + PKTPOOL_EXTRA_SIZE; in setup_ports()
|
| /f-stack/dpdk/drivers/net/ionic/ |
| H A D | ionic_ethdev.c | 75 static const struct rte_eth_desc_lim tx_desc_lim = { variable 453 dev_info->tx_desc_lim = tx_desc_lim; in ionic_dev_info_get()
|
| /f-stack/dpdk/drivers/net/sfc/ |
| H A D | sfc_ef100_tx.c | 735 dev_info->tx_desc_lim.nb_min = 1; in sfc_ef100_get_dev_info() 736 dev_info->tx_desc_lim.nb_align = 1; in sfc_ef100_get_dev_info()
|
| H A D | sfc_ef10_tx.c | 883 dev_info->tx_desc_lim.nb_min = 1; in sfc_ef10_get_dev_info() 884 dev_info->tx_desc_lim.nb_align = 1; in sfc_ef10_get_dev_info()
|
| H A D | sfc_ethdev.c | 175 dev_info->tx_desc_lim.nb_max = sa->txq_max_entries; in sfc_dev_infos_get() 176 dev_info->tx_desc_lim.nb_min = sa->txq_min_entries; in sfc_dev_infos_get() 181 dev_info->tx_desc_lim.nb_align = sa->txq_min_entries; in sfc_dev_infos_get()
|
| /f-stack/dpdk/examples/ethtool/lib/ |
| H A D | rte_ethtool.c | 443 ring_param->tx_max_pending = dev_info.tx_desc_lim.nb_max; in rte_ethtool_get_ringparam()
|
| /f-stack/dpdk/drivers/net/i40e/ |
| H A D | i40e_vf_representor.c | 95 dev_info->tx_desc_lim = (struct rte_eth_desc_lim) { in i40e_vf_representor_dev_infos_get()
|
| /f-stack/dpdk/lib/librte_ethdev/ |
| H A D | rte_ethdev.c | 2213 if (nb_tx_desc > dev_info.tx_desc_lim.nb_max || in rte_eth_tx_queue_setup() 2214 nb_tx_desc < dev_info.tx_desc_lim.nb_min || in rte_eth_tx_queue_setup() 2215 nb_tx_desc % dev_info.tx_desc_lim.nb_align != 0) { in rte_eth_tx_queue_setup() 2218 nb_tx_desc, dev_info.tx_desc_lim.nb_max, in rte_eth_tx_queue_setup() 2219 dev_info.tx_desc_lim.nb_min, in rte_eth_tx_queue_setup() 2220 dev_info.tx_desc_lim.nb_align); in rte_eth_tx_queue_setup() 3273 dev_info->tx_desc_lim = lim; in rte_eth_dev_info_get() 5356 eth_dev_adjust_nb_desc(nb_tx_desc, &dev_info.tx_desc_lim); in rte_eth_dev_adjust_nb_rx_tx_desc()
|
| /f-stack/dpdk/drivers/net/atlantic/ |
| H A D | atl_ethdev.c | 181 static const struct rte_eth_desc_lim tx_desc_lim = { variable 1124 dev_info->tx_desc_lim = tx_desc_lim; in atl_dev_info_get()
|
| /f-stack/dpdk/drivers/net/octeontx2/ |
| H A D | otx2_ethdev_ops.c | 598 devinfo->tx_desc_lim = (struct rte_eth_desc_lim) { in otx2_nix_info_get()
|
| /f-stack/dpdk/drivers/net/enic/ |
| H A D | enic_ethdev.c | 499 device_info->tx_desc_lim = (struct rte_eth_desc_lim) { in enicpmd_dev_info_get() 514 .ring_size = RTE_MIN(device_info->tx_desc_lim.nb_max, in enicpmd_dev_info_get()
|
| /f-stack/dpdk/drivers/net/ena/ |
| H A D | ena_ethdev.c | 2076 dev_info->tx_desc_lim.nb_max = adapter->max_tx_ring_size; in ena_infos_get() 2077 dev_info->tx_desc_lim.nb_min = ENA_MIN_RING_DESC; in ena_infos_get() 2078 dev_info->tx_desc_lim.nb_seg_max = RTE_MIN(ENA_PKT_MAX_BUFS, in ena_infos_get() 2080 dev_info->tx_desc_lim.nb_mtu_seg_max = RTE_MIN(ENA_PKT_MAX_BUFS, in ena_infos_get()
|
| /f-stack/dpdk/app/test-pmd/ |
| H A D | testpmd.c | 1296 if (dev_info.tx_desc_lim.nb_max < allowed_max_txd) { in get_allowed_max_nb_txd() 1297 allowed_max_txd = dev_info.tx_desc_lim.nb_max; in get_allowed_max_nb_txd() 1320 if (dev_info.tx_desc_lim.nb_min > allowed_min_txd) { in get_allowed_min_nb_txd() 1321 allowed_min_txd = dev_info.tx_desc_lim.nb_min; in get_allowed_min_nb_txd()
|
| /f-stack/dpdk/drivers/net/mvpp2/ |
| H A D | mrvl_ethdev.c | 1479 info->tx_desc_lim.nb_max = MRVL_PP2_TXD_MAX; in mrvl_dev_infos_get() 1480 info->tx_desc_lim.nb_min = MRVL_PP2_TXD_MIN; in mrvl_dev_infos_get() 1481 info->tx_desc_lim.nb_align = MRVL_PP2_TXD_ALIGN; in mrvl_dev_infos_get()
|
| /f-stack/dpdk/drivers/net/axgbe/ |
| H A D | axgbe_ethdev.c | 207 static const struct rte_eth_desc_lim tx_desc_lim = { variable 1185 dev_info->tx_desc_lim = tx_desc_lim; in axgbe_dev_info_get()
|
| /f-stack/dpdk/drivers/net/failsafe/ |
| H A D | failsafe_ops.c | 1108 fs_dev_merge_desc_lim(&info->tx_desc_lim, &sinfo->tx_desc_lim); in fs_dev_merge_info()
|
| /f-stack/dpdk/drivers/net/igc/ |
| H A D | igc_ethdev.c | 94 static const struct rte_eth_desc_lim tx_desc_lim = { variable 1525 dev_info->tx_desc_lim = tx_desc_lim; in eth_igc_infos_get()
|
| /f-stack/dpdk/drivers/net/bnx2x/ |
| H A D | bnx2x_ethdev.c | 547 dev_info->tx_desc_lim.nb_max = MAX_TX_AVAIL; in bnx2x_dev_infos_get()
|