Home
last modified time | relevance | path

Searched refs:low_water (Results 1 – 25 of 42) sorted by relevance

12

/f-stack/dpdk/drivers/net/octeontx/
H A Docteontx_ethdev_ops.c231 fc_conf->low_water = conf.low_water; in octeontx_dev_flow_ctrl_get()
256 fc_conf->low_water == fc->low_water && in octeontx_dev_flow_ctrl_set()
263 fc_conf->high_water < fc_conf->low_water) { in octeontx_dev_flow_ctrl_set()
270 if (fc_conf->high_water % BIT(4) || fc_conf->low_water % BIT(4)) { in octeontx_dev_flow_ctrl_set()
281 conf.low_water = fc_conf->low_water; in octeontx_dev_flow_ctrl_set()
291 fc->low_water = fc_conf->low_water; in octeontx_dev_flow_ctrl_set()
312 fc->def_lowmark = fc_conf.low_water; in octeontx_dev_flow_ctrl_init()
329 fc_conf.low_water = fc->def_lowmark; in octeontx_dev_flow_ctrl_fini()
H A Docteontx_ethdev.h101 uint16_t low_water; member
/f-stack/app/redis-5.0.5/deps/jemalloc/include/jemalloc/internal/
H A Dcache_bin.h46 cache_bin_sz_t low_water; member
92 bin->low_water = -1; in cache_bin_alloc_easy()
107 if (unlikely(bin->ncached < bin->low_water)) { in cache_bin_alloc_easy()
108 bin->low_water = bin->ncached; in cache_bin_alloc_easy()
/f-stack/app/redis-5.0.5/deps/jemalloc/src/
H A Dtcache.c49 if (tbin->low_water > 0) { in tcache_event_hard()
55 tbin->ncached - tbin->low_water + (tbin->low_water in tcache_event_hard()
68 - tbin->low_water + (tbin->low_water >> 2), tcache); in tcache_event_hard()
70 } else if (tbin->low_water < 0) { in tcache_event_hard()
79 tbin->low_water = tbin->ncached; in tcache_event_hard()
183 if (tbin->ncached < tbin->low_water) { in tcache_bin_flush_small()
184 tbin->low_water = tbin->ncached; in tcache_bin_flush_small()
281 if (tbin->ncached < tbin->low_water) { in tcache_bin_flush_large()
282 tbin->low_water = tbin->ncached; in tcache_bin_flush_large()
/f-stack/dpdk/drivers/net/txgbe/base/
H A Dtxgbe_dcb.c36 !hw->fc.low_water[tc_num]) { in txgbe_dcb_pfc_enable()
42 if (hw->fc.low_water[tc_num] >= hw->fc.high_water[tc_num]) { in txgbe_dcb_pfc_enable()
121 fcrtl = TXGBE_FCWTRLO_TH(hw->fc.low_water[tc_num]) | in txgbe_dcb_pfc_enable()
H A Dtxgbe_dcb_hw.c222 fcrtl = TXGBE_FCWTRLO_TH(hw->fc.low_water[i]) | in txgbe_dcb_config_pfc_raptor()
H A Dtxgbe_hw.c961 if (!hw->fc.low_water[i] || in txgbe_fc_enable()
962 hw->fc.low_water[i] >= hw->fc.high_water[i]) { in txgbe_fc_enable()
1034 fcrtl = TXGBE_FCWTRLO_TH(hw->fc.low_water[i]) | in txgbe_fc_enable()
H A Dtxgbe_type.h236 u32 low_water[TXGBE_DCB_TC_MAX]; /* Flow Ctrl Low-water */ member
/f-stack/dpdk/drivers/net/octeontx/base/
H A Docteontx_bgx.c373 cfg->low_water = conf.low_water; in octeontx_bgx_port_flow_ctrl_cfg()
H A Docteontx_bgx.h140 uint16_t low_water; member
/f-stack/dpdk/drivers/bus/dpaa/include/
H A Dfsl_fman.h103 u32 high_water, u32 low_water, u32 bpid);
/f-stack/dpdk/drivers/net/e1000/
H A Dem_ethdev.c835 hw->fc.low_water = hw->fc.high_water - 1500; in em_hardware_init()
857 hw->fc.low_water = 0x5048; in em_hardware_init()
1669 fc_conf->low_water = hw->fc.low_water; in eth_em_flow_ctrl_get()
1724 (fc_conf->high_water < fc_conf->low_water)) { in eth_em_flow_ctrl_set()
1733 hw->fc.low_water = fc_conf->low_water; in eth_em_flow_ctrl_set()
H A Digb_ethdev.c1664 hw->fc.low_water = hw->fc.high_water - 1500; in igb_hardware_init()
3022 fc_conf->low_water = hw->fc.low_water; in eth_igb_flow_ctrl_get()
3077 (fc_conf->high_water < fc_conf->low_water)) { in eth_igb_flow_ctrl_set()
3086 hw->fc.low_water = fc_conf->low_water; in eth_igb_flow_ctrl_set()
/f-stack/dpdk/drivers/net/dpaa/
H A Ddpaa_ethdev.c1335 if (fc_conf->high_water < fc_conf->low_water) { in dpaa_flow_ctrl_set()
1346 fc_conf->low_water, in dpaa_flow_ctrl_set()
1356 net_fc->low_water = fc_conf->low_water; in dpaa_flow_ctrl_set()
1378 fc_conf->low_water = net_fc->low_water; in dpaa_flow_ctrl_get()
/f-stack/dpdk/drivers/net/octeontx2/
H A Dotx2_flow_ctrl.c153 if (fc_conf->high_water || fc_conf->low_water || fc_conf->pause_time || in otx2_nix_flow_ctrl_set()
/f-stack/dpdk/drivers/net/igc/
H A Digc_ethdev.c892 hw->fc.low_water = hw->fc.high_water - 1500; in igc_hardware_init()
2148 fc_conf->low_water = hw->fc.low_water; in eth_igc_flow_ctrl_get()
2197 fc_conf->high_water < fc_conf->low_water) { in eth_igc_flow_ctrl_set()
2200 fc_conf->high_water, fc_conf->low_water, in eth_igc_flow_ctrl_set()
2225 hw->fc.low_water = fc_conf->low_water; in eth_igc_flow_ctrl_set()
/f-stack/dpdk/drivers/bus/dpaa/base/fman/
H A Dfman_hw.c390 u32 low_water, u32 bpid) in fman_if_set_fc_threshold() argument
399 return bm_pool_set_hw_threshold(bpid, low_water, high_water); in fman_if_set_fc_threshold()
/f-stack/dpdk/drivers/net/ixgbe/base/
H A Dixgbe_dcb_82598.c260 fcrtl = (hw->fc.low_water[i] << 10) | IXGBE_FCRTL_XONE; in ixgbe_dcb_config_pfc_82598()
H A Dixgbe_82598.c401 if (!hw->fc.low_water[i] || in ixgbe_fc_enable_82598()
402 hw->fc.low_water[i] >= hw->fc.high_water[i]) { in ixgbe_fc_enable_82598()
496 fcrtl = (hw->fc.low_water[i] << 10) | IXGBE_FCRTL_XONE; in ixgbe_fc_enable_82598()
H A Dixgbe_dcb_82599.c310 fcrtl = (hw->fc.low_water[i] << 10) | IXGBE_FCRTL_XONE; in ixgbe_dcb_config_pfc_82599()
/f-stack/dpdk/drivers/net/txgbe/
H A Dtxgbe_ethdev.c551 hw->fc.low_water[i] = TXGBE_FC_XON_LOTH; in eth_txgbe_dev_init()
2884 fc_conf->low_water = hw->fc.low_water[0]; in txgbe_flow_ctrl_get()
2946 fc_conf->high_water < fc_conf->low_water) { in txgbe_flow_ctrl_set()
2955 hw->fc.low_water[0] = fc_conf->low_water; in txgbe_flow_ctrl_set()
3006 pfc_conf->fc.high_water <= pfc_conf->fc.low_water) { in txgbe_priority_flow_ctrl_set()
3015 hw->fc.low_water[tc_num] = pfc_conf->fc.low_water; in txgbe_priority_flow_ctrl_set()
/f-stack/dpdk/drivers/net/axgbe/
H A Daxgbe_ethdev.h500 uint32_t low_water[AXGBE_PRIORITY_QUEUES]; member
H A Daxgbe_ethdev.c1207 fc.low_water[0] = AXGMAC_MTL_IOREAD_BITS(pdata, 0, MTL_Q_RQFCR, RFA); in axgbe_flow_ctrl_get()
1221 fc_conf->high_water = (1024 + (fc.low_water[0] << 9)) / 1024; in axgbe_flow_ctrl_get()
1222 fc_conf->low_water = (1024 + (fc.high_water[0] << 9)) / 1024; in axgbe_flow_ctrl_get()
1244 AXGMAC_FLOW_CONTROL_VALUE(1024 * fc_conf->low_water)); in axgbe_flow_ctrl_set()
1298 AXGMAC_FLOW_CONTROL_VALUE(1024 * pfc_conf->fc.low_water)); in axgbe_priority_flow_ctrl_set()
/f-stack/dpdk/drivers/net/ixgbe/
H A Dixgbe_ethdev.c1141 hw->fc.low_water[i] = IXGBE_FC_LO; in eth_ixgbe_dev_init()
4704 fc_conf->low_water = hw->fc.low_water[0]; in ixgbe_flow_ctrl_get()
4773 (fc_conf->high_water < fc_conf->low_water)) { in ixgbe_flow_ctrl_set()
4782 hw->fc.low_water[0] = fc_conf->low_water; in ixgbe_flow_ctrl_set()
4820 if ((!hw->fc.high_water[tc_num]) || (!hw->fc.low_water[tc_num])) { in ixgbe_dcb_pfc_enable_generic()
4826 if (hw->fc.low_water[tc_num] >= hw->fc.high_water[tc_num]) { in ixgbe_dcb_pfc_enable_generic()
4906 fcrtl = (hw->fc.low_water[tc_num] << 10) | IXGBE_FCRTL_XONE; in ixgbe_dcb_pfc_enable_generic()
4978 (pfc_conf->fc.high_water <= pfc_conf->fc.low_water)) { in ixgbe_priority_flow_ctrl_set()
4987 hw->fc.low_water[tc_num] = pfc_conf->fc.low_water; in ixgbe_priority_flow_ctrl_set()
/f-stack/dpdk/drivers/net/e1000/base/
H A De1000_hw.h863 u32 low_water; /* Flow control low-water mark */ member

12