Home
last modified time | relevance | path

Searched refs:base_queue (Results 1 – 18 of 18) sorted by relevance

/f-stack/freebsd/contrib/octeon-sdk/
H A Dcvmx-pko.c287 int queue, base_queue, num_queues; in __cvmx_pko_iport_config() local
297 base_queue = __cvmx_helper_cfg_pko_queue_base(pko_port); in __cvmx_pko_iport_config()
354 config.s.qid = base_queue + queue; in __cvmx_pko_iport_config()
395 CVMX_CMD_QUEUE_PKO(base_queue + queue), in __cvmx_pko_iport_config()
417 pko_port, base_queue, num_queues, queue); in __cvmx_pko_iport_config()
421 CVMX_CMD_QUEUE_PKO(base_queue + queue)); in __cvmx_pko_iport_config()
812 (unsigned long long)(base_queue + num_queues)); in cvmx_pko_config_port()
877 config1.s.qid7 = (base_queue + queue) >> 7; in cvmx_pko_config_port()
883 config.s.queue = base_queue + queue; in cvmx_pko_config_port()
917 CVMX_CMD_QUEUE_PKO(base_queue + queue), in cvmx_pko_config_port()
[all …]
H A Dcvmx-pko.h265 extern cvmx_pko_status_t cvmx_pko_config_port(uint64_t port, uint64_t base_queue, uint64_t num_queu…
/f-stack/dpdk/drivers/net/liquidio/
H A Dlio_ethdev.h118 uint64_t base_queue : 16; member
128 uint64_t base_queue : 16;
H A Dlio_ethdev.c1781 if_cfg.s.base_queue = 0; in lio_dev_configure()
/f-stack/dpdk/drivers/net/ice/
H A Dice_ethdev.h242 uint16_t base_queue; /* The first queue index of this VSI */ member
423 uint16_t base_queue; /* The base queue pairs index in the device */ member
H A Dice_switch_filter.c1495 uint16_t base_queue, i; in ice_switch_parse_action() local
1501 base_queue = pf->base_queue + vsi->base_queue; in ice_switch_parse_action()
1513 base_queue + act_qgrop->queue[0]; in ice_switch_parse_action()
1539 base_queue + act_q->index; in ice_switch_parse_action()
H A Dice_ethdev.c777 info->q_mapping[0] = rte_cpu_to_le_16(vsi->base_queue); in ice_vsi_config_tc_queue_mapping()
1572 vsi->base_queue = 1; in ice_setup_vsi()
1613 vsi->base_queue = ICE_FDIR_QUEUE_ID; in ice_setup_vsi()
1901 pf->base_queue = reg & PFLAN_RX_QALLOC_FIRSTQ_M; in ice_base_queue_get()
2319 ICE_WRITE_REG(hw, QINT_TQCTL(vsi->base_queue + i), 0); in ice_vsi_disable_queues_intr()
2320 ICE_WRITE_REG(hw, QINT_RQCTL(vsi->base_queue + i), 0); in ice_vsi_disable_queues_intr()
3282 int base_queue, int nb_queue) in __vsi_queues_bind_intr() argument
3296 base_queue + i, msix_vect); in __vsi_queues_bind_intr()
3299 ICE_WRITE_REG(hw, QINT_RQCTL(base_queue + i), val); in __vsi_queues_bind_intr()
3336 vsi->base_queue + i, in ice_vsi_queues_bind_intr()
[all …]
H A Dice_rxtx.c1065 rxq->reg_idx = vsi->base_queue + queue_idx; in ice_rx_queue_setup()
1308 txq->reg_idx = vsi->base_queue + queue_idx; in ice_tx_queue_setup()
2097 txq->reg_idx = pf->fdir.fdir_vsi->base_queue; in ice_fdir_setup_tx_resources()
2155 rxq->reg_idx = pf->fdir.fdir_vsi->base_queue; in ice_fdir_setup_rx_resources()
H A Dice_fdir_filter.c544 vsi->base_queue); in ice_fdir_setup()
/f-stack/dpdk/drivers/net/i40e/
H A Di40e_pf.c48 uint16_t qbase = vf->vsi->base_queue; in i40e_pf_vf_queues_mapping()
370 uint16_t abs_queue_id = vf->vsi->base_queue + rxq->queue_id; in i40e_pf_host_hmc_config_rxq()
439 uint16_t abs_queue_id = vsi->base_queue + txq->queue_id; in i40e_pf_host_hmc_config_txq()
592 qid = vf->vsi->base_queue + i / 2; in i40e_pf_config_irq_link_list()
723 uint16_t baseq = vf->vsi->base_queue; in i40e_pf_host_switch_queues()
H A Di40e_fdir.c141 I40E_QRX_TAIL(rxq->vsi->base_queue); in i40e_fdir_rx_queue_init()
210 err = i40e_switch_tx_queue(hw, vsi->base_queue, TRUE); in i40e_fdir_setup()
224 err = i40e_switch_rx_queue(hw, vsi->base_queue, TRUE); in i40e_fdir_setup()
262 vsi->base_queue); in i40e_fdir_setup()
296 int err = i40e_switch_tx_queue(hw, vsi->base_queue, FALSE); in i40e_fdir_teardown()
299 err = i40e_switch_rx_queue(hw, vsi->base_queue, FALSE); in i40e_fdir_teardown()
H A Di40e_ethdev.c2040 int base_queue, int nb_queue, in __vsi_queues_bind_intr() argument
2052 ((base_queue + i + 1) << in __vsi_queues_bind_intr()
2069 (base_queue << in __vsi_queues_bind_intr()
2078 (base_queue << in __vsi_queues_bind_intr()
2093 (base_queue << in __vsi_queues_bind_intr()
2103 (base_queue << in __vsi_queues_bind_intr()
2167 vsi->base_queue + i, in i40e_vsi_queues_bind_intr()
2177 vsi->base_queue + i, 1, in i40e_vsi_queues_bind_intr()
5752 vsi->base_queue = ret; in i40e_vsi_setup()
6782 hw->func_caps.base_queue; in i40e_handle_mdd_event()
[all …]
H A Di40e_rxtx.c1863 reg_idx = vsi->base_queue + q_offset; in i40e_dev_rx_queue_setup()
2201 reg_idx = vsi->base_queue + q_offset; in i40e_dev_tx_queue_setup()
2985 txq->reg_idx = pf->fdir.fdir_vsi->base_queue; in i40e_fdir_setup_tx_resources()
3043 rxq->reg_idx = pf->fdir.fdir_vsi->base_queue; in i40e_fdir_setup_rx_resources()
H A Di40e_ethdev.h404 uint16_t base_queue; /* The first queue index of this VSI */ member
H A Drte_pmd_i40e.c2577 vsi_info->queue_mapping[0] = rte_cpu_to_le_16(vsi->base_queue); in i40e_vsi_update_queue_region_mapping()
/f-stack/dpdk/drivers/common/iavf/
H A Diavf_type.h225 u32 base_queue; member
/f-stack/dpdk/drivers/net/i40e/base/
H A Di40e_common.c1155 u32 abs_queue_idx = hw->func_caps.base_queue + queue; in i40e_pre_tx_queue_cfg()
1442 u32 num_queues, base_queue; in i40e_clear_hw() local
1458 base_queue = (val & I40E_PFLAN_QALLOC_FIRSTQ_MASK) >> in i40e_clear_hw()
1463 num_queues = (j - base_queue) + 1; in i40e_clear_hw()
1496 u32 abs_queue_idx = base_queue + i; in i40e_clear_hw()
3996 p->base_queue = phys_id; in i40e_parse_discover_capabilities()
4001 p->base_queue); in i40e_parse_discover_capabilities()
4005 p->base_queue = phys_id; in i40e_parse_discover_capabilities()
4010 p->base_queue); in i40e_parse_discover_capabilities()
H A Di40e_type.h417 u32 base_queue; member