Home
last modified time | relevance | path

Searched refs:RTE_INTR_VEC_RXTX_OFFSET (Results 1 – 24 of 24) sorted by relevance

/f-stack/dpdk/drivers/net/tap/
H A Dtap_intr.c77 RTE_INTR_VEC_RXTX_OFFSET + in tap_rx_intr_vec_install()
81 intr_handle->intr_vec[i] = RTE_INTR_VEC_RXTX_OFFSET + count; in tap_rx_intr_vec_install()
/f-stack/dpdk/lib/librte_eal/include/
H A Drte_eal_interrupts.h22 #define RTE_INTR_VEC_RXTX_OFFSET 1 macro
/f-stack/dpdk/drivers/net/mlx4/
H A Dmlx4_intr.c87 RTE_INTR_VEC_RXTX_OFFSET + in mlx4_rx_intr_vec_enable()
99 intr_handle->intr_vec[i] = RTE_INTR_VEC_RXTX_OFFSET + count; in mlx4_rx_intr_vec_enable()
/f-stack/dpdk/drivers/net/failsafe/
H A Dfailsafe_intr.c460 RTE_INTR_VEC_RXTX_OFFSET + in fs_rx_intr_vec_install()
472 intr_handle->intr_vec[i] = RTE_INTR_VEC_RXTX_OFFSET + count; in fs_rx_intr_vec_install()
/f-stack/dpdk/drivers/baseband/fpga_5gnr_fec/
H A Dfpga_5gnr_fec.h44 #define FPGA_NUM_INTR_VEC (FPGA_TOTAL_NUM_QUEUES - RTE_INTR_VEC_RXTX_OFFSET)
/f-stack/dpdk/drivers/net/fm10k/
H A Dfm10k.h107 #define FM10K_RX_VEC_START RTE_INTR_VEC_RXTX_OFFSET
/f-stack/dpdk/drivers/net/iavf/
H A Diavf.h56 #define IAVF_RX_VEC_START RTE_INTR_VEC_RXTX_OFFSET
/f-stack/dpdk/lib/librte_eal/linux/
H A Deal_interrupts.c298 memcpy(&fd_ptr[RTE_INTR_VEC_RXTX_OFFSET], intr_handle->efds, in vfio_enable_msix()
1407 efd_idx = (vec >= RTE_INTR_VEC_RXTX_OFFSET) ? in rte_intr_rx_ctl()
1408 (vec - RTE_INTR_VEC_RXTX_OFFSET) : vec; in rte_intr_rx_ctl()
/f-stack/dpdk/drivers/net/txgbe/
H A Dtxgbe_ethdev.h54 #define TXGBE_RX_VEC_START RTE_INTR_VEC_RXTX_OFFSET
/f-stack/dpdk/drivers/net/ice/
H A Dice_ethdev.h42 #define ICE_RX_VEC_ID RTE_INTR_VEC_RXTX_OFFSET
H A Dice_dcf_ethdev.c118 #define IAVF_RX_VEC_START RTE_INTR_VEC_RXTX_OFFSET
/f-stack/dpdk/drivers/net/e1000/
H A De1000_ethdev.h126 #define E1000_RX_VEC_START RTE_INTR_VEC_RXTX_OFFSET
/f-stack/dpdk/drivers/net/octeontx2/
H A Dotx2_ethdev_irq.c378 handle->intr_vec[q] = RTE_INTR_VEC_RXTX_OFFSET + vec; in oxt2_nix_register_cq_irqs()
/f-stack/dpdk/drivers/net/hns3/
H A Dhns3_ethdev_vf.c1922 vec = RTE_INTR_VEC_RXTX_OFFSET; in hns3vf_unmap_rx_interrupt()
1923 base = RTE_INTR_VEC_RXTX_OFFSET; in hns3vf_unmap_rx_interrupt()
2122 vec = RTE_INTR_VEC_RXTX_OFFSET; in hns3vf_map_rx_interrupt()
2123 base = RTE_INTR_VEC_RXTX_OFFSET; in hns3vf_map_rx_interrupt()
H A Dhns3_ethdev.c4797 vec = RTE_INTR_VEC_RXTX_OFFSET; in hns3_map_rx_interrupt()
4798 base = RTE_INTR_VEC_RXTX_OFFSET; in hns3_map_rx_interrupt()
4974 vec = RTE_INTR_VEC_RXTX_OFFSET; in hns3_unmap_rx_interrupt()
4975 base = RTE_INTR_VEC_RXTX_OFFSET; in hns3_unmap_rx_interrupt()
/f-stack/dpdk/drivers/vdpa/ifc/
H A Difcvf_vdpa.c376 fd_ptr[RTE_INTR_VEC_RXTX_OFFSET + i] = vring.callfd; in vdpa_enable_vfio_intr()
385 fd_ptr[RTE_INTR_VEC_RXTX_OFFSET + i] = fd; in vdpa_enable_vfio_intr()
/f-stack/dpdk/drivers/net/ixgbe/
H A Dixgbe_ethdev.h127 #define IXGBE_RX_VEC_START RTE_INTR_VEC_RXTX_OFFSET
/f-stack/dpdk/drivers/net/mlx5/
H A Dmlx5_rxq.c934 RTE_INTR_VEC_RXTX_OFFSET + in mlx5_rx_intr_vec_enable()
962 intr_handle->intr_vec[i] = RTE_INTR_VEC_RXTX_OFFSET + count; in mlx5_rx_intr_vec_enable()
996 if (intr_handle->intr_vec[i] == RTE_INTR_VEC_RXTX_OFFSET + in mlx5_rx_intr_vec_disable()
/f-stack/dpdk/drivers/net/bnxt/
H A Dbnxt.h136 #define BNXT_RX_VEC_START RTE_INTR_VEC_RXTX_OFFSET
/f-stack/dpdk/drivers/net/i40e/
H A Di40e_ethdev.h178 #define I40E_RX_VEC_START RTE_INTR_VEC_RXTX_OFFSET
/f-stack/dpdk/drivers/net/vhost/
H A Drte_eth_vhost.c686 dev->intr_handle->intr_vec[i] = RTE_INTR_VEC_RXTX_OFFSET + i; in eth_vhost_install_intr()
/f-stack/dpdk/drivers/baseband/fpga_lte_fec/
H A Dfpga_lte_fec.c64 #define FPGA_NUM_INTR_VEC (FPGA_TOTAL_NUM_QUEUES - RTE_INTR_VEC_RXTX_OFFSET)
/f-stack/dpdk/lib/librte_ethdev/
H A Drte_ethdev.c4528 efd_idx = (vec >= RTE_INTR_VEC_RXTX_OFFSET) ? in rte_eth_dev_rx_intr_ctl_q_get_fd()
4529 (vec - RTE_INTR_VEC_RXTX_OFFSET) : vec; in rte_eth_dev_rx_intr_ctl_q_get_fd()
/f-stack/dpdk/drivers/net/igc/
H A Digc_ethdev.c35 #define IGC_RX_VEC_START RTE_INTR_VEC_RXTX_OFFSET