| /dpdk/drivers/net/txgbe/ |
| H A D | txgbe_ipsec.c | 44 wr32(hw, TXGBE_IPSRXSPI, 0); in txgbe_crypto_clear_ipsec_tables() 52 wr32(hw, TXGBE_IPSRXSALT, 0); in txgbe_crypto_clear_ipsec_tables() 53 wr32(hw, TXGBE_IPSRXMODE, 0); in txgbe_crypto_clear_ipsec_tables() 60 wr32(hw, TXGBE_IPSTXSALT, 0); in txgbe_crypto_clear_ipsec_tables() 169 wr32(hw, TXGBE_IPSRXSPI, in txgbe_crypto_add_sa() 184 wr32(hw, TXGBE_IPSRXKEY(0), in txgbe_crypto_add_sa() 186 wr32(hw, TXGBE_IPSRXKEY(1), in txgbe_crypto_add_sa() 188 wr32(hw, TXGBE_IPSRXKEY(2), in txgbe_crypto_add_sa() 192 wr32(hw, TXGBE_IPSRXSALT, in txgbe_crypto_add_sa() 194 wr32(hw, TXGBE_IPSRXMODE, in txgbe_crypto_add_sa() [all …]
|
| H A D | txgbe_fdir.c | 85 wr32(hw, TXGBE_FDIRCTL, fdirctrl); in txgbe_fdir_enable() 202 wr32(hw, TXGBE_FDIRMSK, fdirm); in txgbe_fdir_set_input_mask() 211 wr32(hw, TXGBE_FDIRTCPMSK, ~fdirtcpm); in txgbe_fdir_set_input_mask() 212 wr32(hw, TXGBE_FDIRUDPMSK, ~fdirtcpm); in txgbe_fdir_set_input_mask() 388 wr32(hw, TXGBE_PBRXSIZE(0), pbsize); in txgbe_fdir_configure() 397 wr32(hw, TXGBE_PBRXSIZE(i), 0); in txgbe_fdir_configure() 612 wr32(hw, TXGBE_FDIRPIPORT, fdirport); in fdir_write_perfect_filter() 617 wr32(hw, TXGBE_FDIRPIFLEX, fdirflex); in fdir_write_perfect_filter() 621 wr32(hw, TXGBE_FDIRPIHASH, fdirhash); in fdir_write_perfect_filter() 638 wr32(hw, TXGBE_FDIRPICMD, fdircmd); in fdir_write_perfect_filter() [all …]
|
| H A D | txgbe_pf.c | 194 wr32(hw, TXGBE_ETFLT(i), in txgbe_add_tx_flow_control_drop_filter() 226 wr32(hw, TXGBE_POOLCTL, vtctl); in txgbe_pf_host_configure() 244 wr32(hw, TXGBE_ETHADDRASSL, 0); in txgbe_pf_host_configure() 245 wr32(hw, TXGBE_ETHADDRASSH, 0); in txgbe_pf_host_configure() 270 wr32(hw, TXGBE_PORTCTL, gcr_ext); in txgbe_pf_host_configure() 271 wr32(hw, TXGBE_GPIE, gpie); in txgbe_pf_host_configure() 278 wr32(hw, TXGBE_VLANCTL, vlanctrl); in txgbe_pf_host_configure() 289 wr32(hw, TXGBE_FCWTRLO(i), 0); in txgbe_pf_host_configure() 291 wr32(hw, TXGBE_FCWTRHI(i), fcrth); in txgbe_pf_host_configure() 340 wr32(hw, TXGBE_PSRCTL, fctrl); in txgbe_set_rx_mode() [all …]
|
| H A D | txgbe_rxtx.c | 3153 wr32(hw, TXGBE_POOLRXENA(0), in txgbe_vmdq_dcb_configure() 3222 wr32(hw, TXGBE_POOLTXENA(0), in txgbe_vmdq_dcb_hw_tx_config() 3685 wr32(hw, TXGBE_EXTAG, in txgbe_configure_port() 4876 wr32(hw, TXGBE_RXBAL(i), in txgbevf_dev_rx_init() 4878 wr32(hw, TXGBE_RXBAH(i), in txgbevf_dev_rx_init() 4880 wr32(hw, TXGBE_RXRP(i), 0); in txgbevf_dev_rx_init() 4881 wr32(hw, TXGBE_RXWP(i), 0); in txgbevf_dev_rx_init() 4947 wr32(hw, TXGBE_TXBAL(i), in txgbevf_dev_tx_init() 4949 wr32(hw, TXGBE_TXBAH(i), in txgbevf_dev_tx_init() 4954 wr32(hw, TXGBE_TXRP(i), 0); in txgbevf_dev_tx_init() [all …]
|
| H A D | txgbe_ethdev.c | 1186 wr32(hw, TXGBE_PORTCTL, ctrl); in txgbe_vlan_hw_extend_disable() 1199 wr32(hw, TXGBE_PORTCTL, ctrl); in txgbe_vlan_hw_extend_enable() 1212 wr32(hw, TXGBE_PORTCTL, ctrl); in txgbe_qinq_hw_strip_disable() 1225 wr32(hw, TXGBE_PORTCTL, ctrl); in txgbe_qinq_hw_strip_enable() 2935 wr32(hw, TXGBE_PX_INTA, 1); in txgbe_dev_interrupt_get_status() 3726 wr32(hw, TXGBE_GPIE, gpie); in txgbe_configure_msix() 4346 wr32(hw, TXGBE_TSTIMEL, 0x0); in txgbe_timesync_enable() 4347 wr32(hw, TXGBE_TSTIMEH, 0x0); in txgbe_timesync_enable() 5107 wr32(hw, TXGBE_ETFLT(i), in txgbe_ethertype_filter_restore() 5109 wr32(hw, TXGBE_ETCLS(i), in txgbe_ethertype_filter_restore() [all …]
|
| /dpdk/drivers/net/txgbe/base/ |
| H A D | txgbe_dcb_hw.c | 36 wr32(hw, TXGBE_ARBRXCTL, reg); in txgbe_dcb_config_rx_arbiter_raptor() 48 wr32(hw, TXGBE_RPUP2TC, reg); in txgbe_dcb_config_rx_arbiter_raptor() 69 wr32(hw, TXGBE_ARBRXCTL, reg); in txgbe_dcb_config_rx_arbiter_raptor() 92 wr32(hw, TXGBE_QARBTXCRED(i), 0); in txgbe_dcb_config_tx_desc_arbiter_raptor() 115 wr32(hw, TXGBE_ARBTXCTL, reg); in txgbe_dcb_config_tx_desc_arbiter_raptor() 145 wr32(hw, TXGBE_PARBTXCTL, reg); in txgbe_dcb_config_tx_data_arbiter_raptor() 157 wr32(hw, TXGBE_PBRXUP2TC, reg); in txgbe_dcb_config_tx_data_arbiter_raptor() 179 wr32(hw, TXGBE_PARBTXCTL, reg); in txgbe_dcb_config_tx_data_arbiter_raptor() 235 wr32(hw, TXGBE_FCWTRLO(i), 0); in txgbe_dcb_config_pfc_raptor() 242 wr32(hw, TXGBE_FCWTRLO(i), 0); in txgbe_dcb_config_pfc_raptor() [all …]
|
| H A D | txgbe_hw.c | 247 wr32(hw, TXGBE_ARBPOOLIDX, i); in txgbe_start_hw_gen2() 248 wr32(hw, TXGBE_ARBTXRATE, 0); in txgbe_start_hw_gen2() 418 wr32(hw, TXGBE_ETHADDRIDX, 0); in txgbe_get_mac_addr() 478 wr32(hw, TXGBE_IENMISC, 0); in txgbe_stop_hw() 646 wr32(hw, TXGBE_ETHADDRL, 0); in txgbe_clear_rar() 707 wr32(hw, TXGBE_ETHADDRL, 0); in txgbe_init_rx_addrs() 708 wr32(hw, TXGBE_ETHADDRH, 0); in txgbe_init_rx_addrs() 1728 wr32(hw, TXGBE_PSRVLAN, 0); in txgbe_set_vlvf() 1773 wr32(hw, TXGBE_PSRVLAN, 0); in txgbe_clear_vfta() 2152 wr32(hw, TXGBE_TSINTR, in txgbe_init_thermal_sensor_thresh() [all …]
|
| H A D | txgbe_dcb.c | 116 wr32(hw, TXGBE_RXFCCFG, mflcn_reg); in txgbe_dcb_pfc_enable() 117 wr32(hw, TXGBE_TXFCCFG, fccfg_reg); in txgbe_dcb_pfc_enable() 136 wr32(hw, TXGBE_FCWTRLO(tc_num), fcrtl); in txgbe_dcb_pfc_enable() 137 wr32(hw, TXGBE_FCWTRHI(tc_num), fcrth); in txgbe_dcb_pfc_enable() 142 wr32(hw, TXGBE_FCXOFFTM(i), pause_time * 0x00010001); in txgbe_dcb_pfc_enable() 145 wr32(hw, TXGBE_RXFCRFSH, pause_time / 2); in txgbe_dcb_pfc_enable()
|
| H A D | txgbe_mbx.c | 340 wr32(hw, TXGBE_VFMBCTL, TXGBE_VFMBCTL_VFU); in txgbe_obtain_mbx_lock_vf() 383 wr32(hw, TXGBE_VFMBCTL, TXGBE_VFMBCTL_REQ); in txgbe_write_mbx_vf() 416 wr32(hw, TXGBE_VFMBCTL, TXGBE_VFMBCTL_ACK); in txgbe_read_mbx_vf() 457 wr32(hw, TXGBE_MBVFICR(index), mask); in txgbe_check_for_bit_pf() 524 wr32(hw, TXGBE_FLRVFEC(reg_offset), (1 << vf_shift)); in txgbe_check_for_rst_pf() 544 wr32(hw, TXGBE_MBCTL(vf_number), TXGBE_MBCTL_PFU); in txgbe_obtain_mbx_lock_pf() 585 wr32(hw, TXGBE_MBCTL(vf_number), TXGBE_MBCTL_STS); in txgbe_write_mbx_pf() 620 wr32(hw, TXGBE_MBCTL(vf_number), TXGBE_MBCTL_ACK); in txgbe_read_mbx_pf()
|
| H A D | txgbe_phy.c | 321 wr32(hw, TXGBE_MDIOSCA, command); in txgbe_read_phy_reg_mdi() 325 wr32(hw, TXGBE_MDIOSCD, command); in txgbe_read_phy_reg_mdi() 385 wr32(hw, TXGBE_MDIOSCA, command); in txgbe_write_phy_reg_mdi() 390 wr32(hw, TXGBE_MDIOSCD, command); in txgbe_write_phy_reg_mdi() 1224 wr32(hw, TXGBE_I2CDATA, in txgbe_read_i2c_byte_unlocked() 1330 wr32(hw, TXGBE_I2CENA, 0); in txgbe_i2c_start() 1332 wr32(hw, TXGBE_I2CCON, in txgbe_i2c_start() 1341 wr32(hw, TXGBE_I2CTXTL, 4); in txgbe_i2c_start() 1345 wr32(hw, TXGBE_I2CICM, 0); in txgbe_i2c_start() 1346 wr32(hw, TXGBE_I2CENA, 1); in txgbe_i2c_start() [all …]
|
| H A D | txgbe_vf.c | 123 wr32(hw, TXGBE_VFRST, TXGBE_VFRST_SET); in txgbe_reset_hw_vf() 192 wr32(hw, TXGBE_VFIMC, TXGBE_VFIMC_MASK); in txgbe_stop_hw_vf() 195 wr32(hw, TXGBE_VFICR, TXGBE_VFICR_MASK); in txgbe_stop_hw_vf() 199 wr32(hw, TXGBE_TXCFG(i), TXGBE_TXCFG_FLUSH); in txgbe_stop_hw_vf() 206 wr32(hw, TXGBE_VFPLCFG, 0); in txgbe_stop_hw_vf()
|
| /dpdk/drivers/net/ngbe/base/ |
| H A D | ngbe_hw.c | 102 wr32(hw, NGBE_MNGFLEXSEL, 0); in ngbe_reset_misc_em() 108 wr32(hw, NGBE_LANFLEXSEL, 0); in ngbe_reset_misc_em() 119 wr32(hw, NGBE_MDIOMODE, 0xF); in ngbe_reset_misc_em() 299 wr32(hw, NGBE_ETHADDRIDX, 0); in ngbe_get_mac_addr() 353 wr32(hw, NGBE_IENMISC, 0); in ngbe_stop_hw() 360 wr32(hw, NGBE_BMECTL, 0x3); in ngbe_stop_hw() 364 wr32(hw, NGBE_RXCFG(i), 0); in ngbe_stop_hw() 380 wr32(hw, NGBE_TXCFG(i), 0); in ngbe_stop_hw() 534 wr32(hw, NGBE_ETHADDRL, 0); in ngbe_clear_rar() 591 wr32(hw, NGBE_ETHADDRL, 0); in ngbe_init_rx_addrs() [all …]
|
| H A D | ngbe_mbx.c | 119 wr32(hw, NGBE_MBVFICR, mask); in ngbe_check_for_bit_pf() 180 wr32(hw, NGBE_FLRVFEC, (1 << vf_number)); in ngbe_check_for_rst_pf() 200 wr32(hw, NGBE_MBCTL(vf_number), NGBE_MBCTL_PFU); in ngbe_obtain_mbx_lock_pf() 241 wr32(hw, NGBE_MBCTL(vf_number), NGBE_MBCTL_STS); in ngbe_write_mbx_pf() 276 wr32(hw, NGBE_MBCTL(vf_number), NGBE_MBCTL_ACK); in ngbe_read_mbx_pf()
|
| H A D | ngbe_eeprom.c | 274 wr32(hw, NGBE_CALSUM_CAP_STATUS, 0x0); in ngbe_validate_eeprom_checksum_em() 275 wr32(hw, NGBE_EEPROM_VERSION_STORE_REG, 0x0); in ngbe_validate_eeprom_checksum_em() 311 wr32(hw, NGBE_EEPROM_VERSION_STORE_REG, etrack_id); in ngbe_save_eeprom_version() 312 wr32(hw, NGBE_CALSUM_CAP_STATUS, in ngbe_save_eeprom_version()
|
| H A D | ngbe_phy.c | 78 wr32(hw, NGBE_MDIOMODE, NGBE_MDIOMODE_MASK); in ngbe_identify_phy() 259 wr32(hw, NGBE_MDIOSCA, command); in ngbe_read_phy_reg_mdi() 264 wr32(hw, NGBE_MDIOSCD, command); in ngbe_read_phy_reg_mdi() 325 wr32(hw, NGBE_MDIOSCA, command); in ngbe_write_phy_reg_mdi() 331 wr32(hw, NGBE_MDIOSCD, command); in ngbe_write_phy_reg_mdi()
|
| H A D | ngbe_regs.h | 1393 wr32(hw, reg, val); in wr32m() 1407 wr32(hw, reg, (u32)val); in wr64() 1408 wr32(hw, reg + 4, (u32)(val >> 32)); in wr64() 1445 wr32((hw), (reg) + ((idx) << 2), (val)) 1453 wr32((hw), reg, val); \ 1465 wr32(hw, NGBE_XPCS_IDAADDR, addr); in rd32_epcs() 1473 wr32(hw, NGBE_XPCS_IDAADDR, addr); in wr32_epcs() 1474 wr32(hw, NGBE_XPCS_IDADATA, data); in wr32_epcs() 1481 wr32(hw, NGBE_EPHY_IDAADDR, addr); in rd32_ephy() 1489 wr32(hw, NGBE_EPHY_IDAADDR, addr); in wr32_ephy() [all …]
|
| /dpdk/drivers/net/ngbe/ |
| H A D | ngbe_pf.c | 156 wr32(hw, NGBE_POOLCTL, vtctl); in ngbe_pf_host_configure() 171 wr32(hw, NGBE_ETHADDRASS, 0); in ngbe_pf_host_configure() 187 wr32(hw, NGBE_PORTCTL, gcr_ext); in ngbe_pf_host_configure() 188 wr32(hw, NGBE_GPIE, gpie); in ngbe_pf_host_configure() 195 wr32(hw, NGBE_VLANCTL, vlanctrl); in ngbe_pf_host_configure() 205 wr32(hw, NGBE_FCWTRLO, 0); in ngbe_pf_host_configure() 207 wr32(hw, NGBE_FCWTRHI, fcrth); in ngbe_pf_host_configure() 253 wr32(hw, NGBE_PSRCTL, fctrl); in ngbe_set_rx_mode() 270 wr32(hw, NGBE_POOLTAG(vf), 0); in ngbe_vf_reset_event() 297 wr32(hw, NGBE_POOLTXENA(0), reg); in ngbe_vf_reset_msg() [all …]
|
| H A D | ngbe_ethdev.c | 765 wr32(hw, NGBE_PORTCTL, ctrl); in ngbe_vlan_hw_extend_disable() 778 wr32(hw, NGBE_PORTCTL, ctrl); in ngbe_vlan_hw_extend_enable() 791 wr32(hw, NGBE_PORTCTL, ctrl); in ngbe_qinq_hw_strip_disable() 804 wr32(hw, NGBE_PORTCTL, ctrl); in ngbe_qinq_hw_strip_enable() 1109 wr32(hw, NGBE_GPIODATA, 0); in ngbe_dev_start() 1941 wr32(hw, NGBE_PSRCTL, fctrl); in ngbe_dev_promiscuous_enable() 1958 wr32(hw, NGBE_PSRCTL, fctrl); in ngbe_dev_promiscuous_disable() 2663 wr32(hw, NGBE_GPIE, gpie); in ngbe_configure_msix() 2829 wr32(hw, NGBE_TSTIMEL, 0x0); in ngbe_timesync_enable() 2830 wr32(hw, NGBE_TSTIMEH, 0x0); in ngbe_timesync_enable() [all …]
|
| H A D | ngbe_rxtx.c | 2586 wr32(hw, NGBE_RACTL, mrqc); in ngbe_dev_rss_hash_update() 2690 wr32(hw, NGBE_EXTAG, in ngbe_configure_port() 2875 wr32(hw, NGBE_PSRCTL, fctrl); in ngbe_dev_rx_init() 2886 wr32(hw, NGBE_SECRXCTL, hlreg0); in ngbe_dev_rx_init() 2903 wr32(hw, NGBE_PSRCTL, hlreg0); in ngbe_dev_rx_init() 2926 wr32(hw, NGBE_RXBAL(rxq->reg_idx), in ngbe_dev_rx_init() 2928 wr32(hw, NGBE_RXBAH(rxq->reg_idx), in ngbe_dev_rx_init() 2980 wr32(hw, NGBE_PSRCTL, rxcsum); in ngbe_dev_rx_init() 2988 wr32(hw, NGBE_SECRXCTL, rdrxctl); in ngbe_dev_rx_init() 3018 wr32(hw, NGBE_TXBAL(txq->reg_idx), in ngbe_dev_tx_init() [all …]
|
| /dpdk/drivers/net/i40e/base/ |
| H A D | i40e_adminq.c | 277 wr32(hw, hw->aq.asq.head, 0); in i40e_config_asq_regs() 278 wr32(hw, hw->aq.asq.tail, 0); in i40e_config_asq_regs() 324 wr32(hw, hw->aq.arq.head, 0); in i40e_config_arq_regs() 325 wr32(hw, hw->aq.arq.tail, 0); in i40e_config_arq_regs() 506 wr32(hw, hw->aq.asq.head, 0); in i40e_shutdown_asq() 508 wr32(hw, hw->aq.asq.len, 0); in i40e_shutdown_asq() 509 wr32(hw, hw->aq.asq.bal, 0); in i40e_shutdown_asq() 510 wr32(hw, hw->aq.asq.bah, 0); in i40e_shutdown_asq() 542 wr32(hw, hw->aq.arq.len, 0); in i40e_shutdown_arq() 543 wr32(hw, hw->aq.arq.bal, 0); in i40e_shutdown_arq() [all …]
|
| H A D | i40e_hmc.h | 110 wr32((hw), I40E_PFHMC_SDDATAHIGH, val1); \ 111 wr32((hw), I40E_PFHMC_SDDATALOW, val2); \ 112 wr32((hw), I40E_PFHMC_SDCMD, val3); \ 129 wr32((hw), I40E_PFHMC_SDDATAHIGH, 0); \ 130 wr32((hw), I40E_PFHMC_SDDATALOW, val2); \ 131 wr32((hw), I40E_PFHMC_SDCMD, val3); \ 141 wr32((hw), I40E_PFHMC_PDINV, \
|
| H A D | i40e_diag.c | 42 wr32(hw, reg, (pat & mask)); in i40e_diag_reg_pattern_test() 49 wr32(hw, reg, orig_val); in i40e_diag_reg_pattern_test()
|
| /dpdk/drivers/common/iavf/ |
| H A D | iavf_adminq.c | 262 wr32(hw, hw->aq.asq.head, 0); in iavf_config_asq_regs() 263 wr32(hw, hw->aq.asq.tail, 0); in iavf_config_asq_regs() 291 wr32(hw, hw->aq.arq.head, 0); in iavf_config_arq_regs() 292 wr32(hw, hw->aq.arq.tail, 0); in iavf_config_arq_regs() 455 wr32(hw, hw->aq.asq.head, 0); in iavf_shutdown_asq() 457 wr32(hw, hw->aq.asq.len, 0); in iavf_shutdown_asq() 458 wr32(hw, hw->aq.asq.bal, 0); in iavf_shutdown_asq() 459 wr32(hw, hw->aq.asq.bah, 0); in iavf_shutdown_asq() 491 wr32(hw, hw->aq.arq.len, 0); in iavf_shutdown_arq() 492 wr32(hw, hw->aq.arq.bal, 0); in iavf_shutdown_arq() [all …]
|
| /dpdk/drivers/net/ice/base/ |
| H A D | ice_controlq.c | 251 wr32(hw, ring->head, 0); in ice_cfg_cq_regs() 252 wr32(hw, ring->tail, 0); in ice_cfg_cq_regs() 465 wr32(hw, cq->sq.head, 0); in ice_shutdown_sq() 466 wr32(hw, cq->sq.tail, 0); in ice_shutdown_sq() 467 wr32(hw, cq->sq.len, 0); in ice_shutdown_sq() 468 wr32(hw, cq->sq.bal, 0); in ice_shutdown_sq() 469 wr32(hw, cq->sq.bah, 0); in ice_shutdown_sq() 530 wr32(hw, cq->rq.head, 0); in ice_shutdown_rq() 532 wr32(hw, cq->rq.len, 0); in ice_shutdown_rq() 533 wr32(hw, cq->rq.bal, 0); in ice_shutdown_rq() [all …]
|
| H A D | ice_ptp_hw.c | 114 wr32(hw, GLTSYN_CMD_SYNC, SYNC_EXEC_CMD); in ice_ptp_exec_tmr_cmd() 1000 wr32(hw, PF_SB_REM_DEV_CTL, regval); in ice_ptp_init_phc_e822() 2860 wr32(hw, GLTSYN_SYNC_DLAY, 0); in ice_ptp_init_phc_e810() 3385 wr32(hw, GLTSYN_CMD, cmd_val); in ice_ptp_src_cmd() 3449 wr32(hw, GLTSYN_SHTIME_0(tmr_idx), 0); in ice_ptp_init_time() 3546 wr32(hw, GLTSYN_SHADJ_L(tmr_idx), 0); in ice_ptp_adj_clock() 3547 wr32(hw, GLTSYN_SHADJ_H(tmr_idx), adj); in ice_ptp_adj_clock() 3590 wr32(hw, GLTSYN_SHADJ_L(tmr_idx), 0); in ice_ptp_adj_clock_at_time() 3591 wr32(hw, GLTSYN_SHADJ_H(tmr_idx), adj); in ice_ptp_adj_clock_at_time() 3594 wr32(hw, GLTSYN_SHTIME_0(tmr_idx), 0); in ice_ptp_adj_clock_at_time() [all …]
|