Home
last modified time | relevance | path

Searched refs:vf_number (Results 1 – 14 of 14) sorted by relevance

/dpdk/drivers/net/ngbe/base/
H A Dngbe_mbx.c135 u32 vf_bit = vf_number; in ngbe_check_for_msg_pf()
155 u32 vf_bit = vf_number; in ngbe_check_for_ack_pf()
178 if (vflre & (1 << vf_number)) { in ngbe_check_for_rst_pf()
180 wr32(hw, NGBE_FLRVFEC, (1 << vf_number)); in ngbe_check_for_rst_pf()
200 wr32(hw, NGBE_MBCTL(vf_number), NGBE_MBCTL_PFU); in ngbe_obtain_mbx_lock_pf()
203 p2v_mailbox = rd32(hw, NGBE_MBCTL(vf_number)); in ngbe_obtain_mbx_lock_pf()
233 ngbe_check_for_msg_pf(hw, vf_number); in ngbe_write_mbx_pf()
234 ngbe_check_for_ack_pf(hw, vf_number); in ngbe_write_mbx_pf()
238 wr32a(hw, NGBE_MBMEM(vf_number), i, msg[i]); in ngbe_write_mbx_pf()
241 wr32(hw, NGBE_MBCTL(vf_number), NGBE_MBCTL_STS); in ngbe_write_mbx_pf()
[all …]
H A Dngbe_mbx.h83 s32 ngbe_read_mbx_pf(struct ngbe_hw *hw, u32 *msg, u16 size, u16 vf_number);
84 s32 ngbe_write_mbx_pf(struct ngbe_hw *hw, u32 *msg, u16 size, u16 vf_number);
85 s32 ngbe_check_for_msg_pf(struct ngbe_hw *hw, u16 vf_number);
86 s32 ngbe_check_for_ack_pf(struct ngbe_hw *hw, u16 vf_number);
87 s32 ngbe_check_for_rst_pf(struct ngbe_hw *hw, u16 vf_number);
H A Dngbe_type.h384 s32 (*read)(struct ngbe_hw *hw, u32 *msg, u16 size, u16 vf_number);
385 s32 (*write)(struct ngbe_hw *hw, u32 *msg, u16 size, u16 vf_number);
/dpdk/drivers/net/txgbe/base/
H A Dtxgbe_mbx.c473 s32 index = TXGBE_MBVFICR_INDEX(vf_number); in txgbe_check_for_msg_pf()
474 u32 vf_bit = vf_number % 16; in txgbe_check_for_msg_pf()
495 s32 index = TXGBE_MBVFICR_INDEX(vf_number); in txgbe_check_for_ack_pf()
496 u32 vf_bit = vf_number % 16; in txgbe_check_for_ack_pf()
516 u32 reg_offset = (vf_number < 32) ? 0 : 1; in txgbe_check_for_rst_pf()
517 u32 vf_shift = vf_number % 32; in txgbe_check_for_rst_pf()
547 p2v_mailbox = rd32(hw, TXGBE_MBCTL(vf_number)); in txgbe_obtain_mbx_lock_pf()
577 txgbe_check_for_msg_pf(hw, vf_number); in txgbe_write_mbx_pf()
578 txgbe_check_for_ack_pf(hw, vf_number); in txgbe_write_mbx_pf()
582 wr32a(hw, TXGBE_MBMEM(vf_number), i, msg[i]); in txgbe_write_mbx_pf()
[all …]
H A Dtxgbe_mbx.h100 s32 txgbe_read_mbx_pf(struct txgbe_hw *hw, u32 *msg, u16 size, u16 vf_number);
101 s32 txgbe_write_mbx_pf(struct txgbe_hw *hw, u32 *msg, u16 size, u16 vf_number);
102 s32 txgbe_check_for_msg_pf(struct txgbe_hw *hw, u16 vf_number);
103 s32 txgbe_check_for_ack_pf(struct txgbe_hw *hw, u16 vf_number);
104 s32 txgbe_check_for_rst_pf(struct txgbe_hw *hw, u16 vf_number);
H A Dtxgbe_type.h731 s32 (*read)(struct txgbe_hw *hw, u32 *msg, u16 size, u16 vf_number);
732 s32 (*write)(struct txgbe_hw *hw, u32 *msg, u16 size, u16 vf_number);
/dpdk/drivers/net/ixgbe/base/
H A Dixgbe_mbx.c520 s32 index = IXGBE_MBVFICR_INDEX(vf_number); in ixgbe_check_for_msg_pf()
521 u32 vf_bit = vf_number % 16; in ixgbe_check_for_msg_pf()
544 s32 index = IXGBE_MBVFICR_INDEX(vf_number); in ixgbe_check_for_ack_pf()
545 u32 vf_bit = vf_number % 16; in ixgbe_check_for_ack_pf()
567 u32 reg_offset = (vf_number < 32) ? 0 : 1; in ixgbe_check_for_rst_pf()
568 u32 vf_shift = vf_number % 32; in ixgbe_check_for_rst_pf()
636 u16 vf_number) in ixgbe_write_mbx_pf() argument
644 ret_val = ixgbe_obtain_mbx_lock_pf(hw, vf_number); in ixgbe_write_mbx_pf()
649 ixgbe_check_for_msg_pf(hw, vf_number); in ixgbe_write_mbx_pf()
650 ixgbe_check_for_ack_pf(hw, vf_number); in ixgbe_write_mbx_pf()
[all …]
H A Dixgbe_type.h2869 #define IXGBE_MBVFICR_INDEX(vf_number) (vf_number >> 4) argument
2926 #define IXGBE_PVFTDWBALn(q_per_pool, vf_number, vf_q_index) \ argument
2927 (IXGBE_PVFTDWBAL((q_per_pool)*(vf_number) + (vf_q_index)))
2928 #define IXGBE_PVFTDWBAHn(q_per_pool, vf_number, vf_q_index) \ argument
2929 (IXGBE_PVFTDWBAH((q_per_pool)*(vf_number) + (vf_q_index)))
2931 #define IXGBE_PVFTDHn(q_per_pool, vf_number, vf_q_index) \ argument
2932 (IXGBE_PVFTDH((q_per_pool)*(vf_number) + (vf_q_index)))
2933 #define IXGBE_PVFTDTn(q_per_pool, vf_number, vf_q_index) \ argument
2934 (IXGBE_PVFTDT((q_per_pool)*(vf_number) + (vf_q_index)))
/dpdk/drivers/net/e1000/base/
H A De1000_mbx.c609 if (vflre & (1 << vf_number)) { in e1000_check_for_rst_pf()
611 E1000_WRITE_REG(hw, E1000_VFLRE, (1 << vf_number)); in e1000_check_for_rst_pf()
635 E1000_WRITE_REG(hw, E1000_P2VMAILBOX(vf_number), in e1000_obtain_mbx_lock_pf()
639 p2v_mailbox = E1000_READ_REG(hw, E1000_P2VMAILBOX(vf_number)); in e1000_obtain_mbx_lock_pf()
661 u16 vf_number) in e1000_write_mbx_pf() argument
669 ret_val = e1000_obtain_mbx_lock_pf(hw, vf_number); in e1000_write_mbx_pf()
674 e1000_check_for_msg_pf(hw, vf_number); in e1000_write_mbx_pf()
675 e1000_check_for_ack_pf(hw, vf_number); in e1000_write_mbx_pf()
679 E1000_WRITE_REG_ARRAY(hw, E1000_VMBMEM(vf_number), i, msg[i]); in e1000_write_mbx_pf()
704 u16 vf_number) in e1000_read_mbx_pf() argument
[all …]
H A De1000_vf.h227 u32 vf_number; member
H A De1000_hw.h972 u32 vf_number; member
/dpdk/drivers/net/qede/base/
H A Decore_int.h191 u16 igu_sb_id, u16 vf_number, u8 vf_valid);
243 u16 vf_number, u8 vf_valid);
H A Decore_int.c1490 u8 pf_id, u16 vf_number, u8 vf_valid) in ecore_init_cau_sb_entry() argument
1499 SET_FIELD(p_sb_entry->params, CAU_SB_ENTRY_VF_NUMBER, vf_number); in ecore_init_cau_sb_entry()
1581 u16 vf_number, u8 vf_valid) in ecore_int_cau_conf_sb() argument
1586 vf_number, vf_valid); in ecore_int_cau_conf_sb()
/dpdk/drivers/net/igc/base/
H A Digc_hw.h988 u32 vf_number; member