151c0b2f7Stbbdev /*
2*c21e688aSSergey Zheltov Copyright (c) 2005-2022 Intel Corporation
351c0b2f7Stbbdev
451c0b2f7Stbbdev Licensed under the Apache License, Version 2.0 (the "License");
551c0b2f7Stbbdev you may not use this file except in compliance with the License.
651c0b2f7Stbbdev You may obtain a copy of the License at
751c0b2f7Stbbdev
851c0b2f7Stbbdev http://www.apache.org/licenses/LICENSE-2.0
951c0b2f7Stbbdev
1051c0b2f7Stbbdev Unless required by applicable law or agreed to in writing, software
1151c0b2f7Stbbdev distributed under the License is distributed on an "AS IS" BASIS,
1251c0b2f7Stbbdev WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
1351c0b2f7Stbbdev See the License for the specific language governing permissions and
1451c0b2f7Stbbdev limitations under the License.
1551c0b2f7Stbbdev */
1651c0b2f7Stbbdev
1749e08aacStbbdev #include "oneapi/tbb/detail/_assert.h"
1849e08aacStbbdev #include "oneapi/tbb/detail/_rtm_mutex.h"
1951c0b2f7Stbbdev #include "itt_notify.h"
2051c0b2f7Stbbdev #include "governor.h"
2151c0b2f7Stbbdev #include "misc.h"
2251c0b2f7Stbbdev
2351c0b2f7Stbbdev #include <atomic>
2451c0b2f7Stbbdev
2551c0b2f7Stbbdev namespace tbb {
2651c0b2f7Stbbdev namespace detail {
2751c0b2f7Stbbdev namespace r1 {
2851c0b2f7Stbbdev
29478de5b1Stbbdev
30478de5b1Stbbdev struct rtm_mutex_impl {
3151c0b2f7Stbbdev // maximum number of times to retry
3251c0b2f7Stbbdev // TODO: experiment on retry values.
3351c0b2f7Stbbdev static constexpr int retry_threshold = 10;
34478de5b1Stbbdev using transaction_result_type = decltype(begin_transaction());
3551c0b2f7Stbbdev
3651c0b2f7Stbbdev //! Release speculative mutex
releasetbb::detail::r1::rtm_mutex_impl3751c0b2f7Stbbdev static void release(d1::rtm_mutex::scoped_lock& s) {
3851c0b2f7Stbbdev switch(s.m_transaction_state) {
3951c0b2f7Stbbdev case d1::rtm_mutex::rtm_state::rtm_transacting:
4051c0b2f7Stbbdev __TBB_ASSERT(is_in_transaction(), "m_transaction_state && not speculating");
4151c0b2f7Stbbdev end_transaction();
4251c0b2f7Stbbdev s.m_mutex = nullptr;
4351c0b2f7Stbbdev break;
4451c0b2f7Stbbdev case d1::rtm_mutex::rtm_state::rtm_real:
4551c0b2f7Stbbdev s.m_mutex->unlock();
4651c0b2f7Stbbdev s.m_mutex = nullptr;
4751c0b2f7Stbbdev break;
4851c0b2f7Stbbdev case d1::rtm_mutex::rtm_state::rtm_none:
4951c0b2f7Stbbdev __TBB_ASSERT(false, "mutex is not locked, but in release");
5051c0b2f7Stbbdev break;
5151c0b2f7Stbbdev default:
5251c0b2f7Stbbdev __TBB_ASSERT(false, "invalid m_transaction_state");
5351c0b2f7Stbbdev }
5451c0b2f7Stbbdev s.m_transaction_state = d1::rtm_mutex::rtm_state::rtm_none;
5551c0b2f7Stbbdev }
5651c0b2f7Stbbdev
5751c0b2f7Stbbdev //! Acquire lock on the given mutex.
acquiretbb::detail::r1::rtm_mutex_impl5851c0b2f7Stbbdev static void acquire(d1::rtm_mutex& m, d1::rtm_mutex::scoped_lock& s, bool only_speculate) {
5951c0b2f7Stbbdev __TBB_ASSERT(s.m_transaction_state == d1::rtm_mutex::rtm_state::rtm_none, "scoped_lock already in transaction");
6051c0b2f7Stbbdev if(governor::speculation_enabled()) {
6151c0b2f7Stbbdev int num_retries = 0;
62478de5b1Stbbdev transaction_result_type abort_code = 0;
6351c0b2f7Stbbdev do {
6451c0b2f7Stbbdev if(m.m_flag.load(std::memory_order_acquire)) {
6551c0b2f7Stbbdev if(only_speculate) return;
6651c0b2f7Stbbdev spin_wait_while_eq(m.m_flag, true);
6751c0b2f7Stbbdev }
6851c0b2f7Stbbdev // _xbegin returns -1 on success or the abort code, so capture it
69478de5b1Stbbdev if((abort_code = begin_transaction()) == transaction_result_type(speculation_successful_begin))
7051c0b2f7Stbbdev {
7151c0b2f7Stbbdev // started speculation
7251c0b2f7Stbbdev if(m.m_flag.load(std::memory_order_relaxed)) {
7351c0b2f7Stbbdev abort_transaction();
7451c0b2f7Stbbdev }
7551c0b2f7Stbbdev s.m_transaction_state = d1::rtm_mutex::rtm_state::rtm_transacting;
7651c0b2f7Stbbdev // Don not wrap the following assignment to a function,
7751c0b2f7Stbbdev // because it can abort the transaction in debug. Need mutex for release().
7851c0b2f7Stbbdev s.m_mutex = &m;
7951c0b2f7Stbbdev return; // successfully started speculation
8051c0b2f7Stbbdev }
8151c0b2f7Stbbdev ++num_retries;
8251c0b2f7Stbbdev } while((abort_code & speculation_retry) != 0 && (num_retries < retry_threshold));
8351c0b2f7Stbbdev }
8451c0b2f7Stbbdev
8551c0b2f7Stbbdev if(only_speculate) return;
8651c0b2f7Stbbdev s.m_mutex = &m;
8751c0b2f7Stbbdev s.m_mutex->lock();
8851c0b2f7Stbbdev s.m_transaction_state = d1::rtm_mutex::rtm_state::rtm_real;
8951c0b2f7Stbbdev }
9051c0b2f7Stbbdev
9151c0b2f7Stbbdev //! Try to acquire lock on the given mutex.
try_acquiretbb::detail::r1::rtm_mutex_impl9251c0b2f7Stbbdev static bool try_acquire(d1::rtm_mutex& m, d1::rtm_mutex::scoped_lock& s) {
9351c0b2f7Stbbdev acquire(m, s, /*only_speculate=*/true);
9451c0b2f7Stbbdev if (s.m_transaction_state == d1::rtm_mutex::rtm_state::rtm_transacting) {
9551c0b2f7Stbbdev return true;
9651c0b2f7Stbbdev }
9757f524caSIlya Isaev __TBB_ASSERT(s.m_transaction_state == d1::rtm_mutex::rtm_state::rtm_none, nullptr);
9851c0b2f7Stbbdev // transacting acquire failed. try_lock the real mutex
9951c0b2f7Stbbdev if (m.try_lock()) {
10051c0b2f7Stbbdev s.m_mutex = &m;
10151c0b2f7Stbbdev s.m_transaction_state = d1::rtm_mutex::rtm_state::rtm_real;
10251c0b2f7Stbbdev return true;
10351c0b2f7Stbbdev }
10451c0b2f7Stbbdev return false;
10551c0b2f7Stbbdev }
10651c0b2f7Stbbdev };
10751c0b2f7Stbbdev
acquire(d1::rtm_mutex & m,d1::rtm_mutex::scoped_lock & s,bool only_speculate)10851c0b2f7Stbbdev void __TBB_EXPORTED_FUNC acquire(d1::rtm_mutex& m, d1::rtm_mutex::scoped_lock& s, bool only_speculate) {
10951c0b2f7Stbbdev rtm_mutex_impl::acquire(m, s, only_speculate);
11051c0b2f7Stbbdev }
try_acquire(d1::rtm_mutex & m,d1::rtm_mutex::scoped_lock & s)11151c0b2f7Stbbdev bool __TBB_EXPORTED_FUNC try_acquire(d1::rtm_mutex& m, d1::rtm_mutex::scoped_lock& s) {
11251c0b2f7Stbbdev return rtm_mutex_impl::try_acquire(m, s);
11351c0b2f7Stbbdev }
release(d1::rtm_mutex::scoped_lock & s)11451c0b2f7Stbbdev void __TBB_EXPORTED_FUNC release(d1::rtm_mutex::scoped_lock& s) {
11551c0b2f7Stbbdev rtm_mutex_impl::release(s);
11651c0b2f7Stbbdev }
11751c0b2f7Stbbdev
11851c0b2f7Stbbdev } // namespace r1
11951c0b2f7Stbbdev } // namespace detail
12051c0b2f7Stbbdev } // namespace tbb
12151c0b2f7Stbbdev
122