1; RUN: llc  -mtriple=amdgcn-amd-amdhsa -o - %s | FileCheck %s
2
3; The OR instruction should not be eliminated by the "OR Combine" DAG optimization.
4
5; CHECK-LABEL: _Z11test_kernelPii:
6; CHECK: s_mul_i32
7; CHECK: s_sub_i32
8; CHECK: s_and_b32 [[S1:s[0-9]+]], {{s[0-9]+}}, 0xffff
9; CHECK: s_add_i32 [[S2:s[0-9]+]], {{s[0-9]+}}, [[S1]]
10; CHECK: s_or_b32 {{s[0-9]+}}, [[S2]], 0xc0
11
12define protected amdgpu_kernel void @_Z11test_kernelPii(i32 addrspace(1)* nocapture %Ad.coerce, i32 %s) local_unnamed_addr #5 {
13entry:
14  %cmp = icmp eq i32 %s, 3
15  br i1 %cmp, label %if.then, label %if.end
16
17if.then:                                          ; preds = %entry
18  %rem.lhs.trunc = trunc i32 %s to i16
19  %rem4 = urem i16 %rem.lhs.trunc, 12
20  %rem.zext = zext i16 %rem4 to i32
21  %idxprom = zext i32 %s to i64
22  %arrayidx3 = getelementptr inbounds i32, i32 addrspace(1)* %Ad.coerce, i64 %idxprom
23  %div = lshr i32 %rem.zext, 3
24  %or = or i32 %rem.zext, 192
25  %add = add nuw nsw i32 %or, %div
26  store i32 %add, i32 addrspace(1)* %arrayidx3, align 4
27  br label %if.end
28
29if.end:                                           ; preds = %if.then, %entry
30  ret void
31}
32