xref: /llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/cf-stack-bug.ll (revision 3dbeefa9)

; RUN: llc -march=r600 -mcpu=redwood -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
; RUN: FileCheck --check-prefix=BUG64 %s < %t

; RUN: llc -march=r600 -mcpu=sumo -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
; RUN: FileCheck --check-prefix=BUG64 %s < %t

; RUN: llc -march=r600 -mcpu=barts -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
; RUN: FileCheck --check-prefix=BUG64 %s < %t

; RUN: llc -march=r600 -mcpu=turks -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
; RUN: FileCheck --check-prefix=BUG64 %s < %t

; RUN: llc -march=r600 -mcpu=caicos -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
; RUN: FileCheck --check-prefix=BUG64 %s < %t

; RUN: llc -march=r600 -mcpu=cedar -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
; RUN: FileCheck --check-prefix=BUG32 %s < %t

; RUN: llc -march=r600 -mcpu=juniper -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
; RUN: FileCheck --check-prefix=NOBUG %s < %t

; RUN: llc -march=r600 -mcpu=cypress -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
; RUN: FileCheck --check-prefix=NOBUG %s < %t

; RUN: llc -march=r600 -mcpu=cayman -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
; RUN: FileCheck --check-prefix=NOBUG %s < %t

; REQUIRES: asserts

; We are currently allocating 2 extra sub-entries on Evergreen / NI for
; non-WQM push instructions if we change this to 1, then we will need to
; add one level of depth to each of these tests.

; BUG64-NOT: Applying bug work-around
; BUG32-NOT: Applying bug work-around
; NOBUG-NOT: Applying bug work-around
; FUNC-LABEL: {{^}}nested3:
define amdgpu_kernel void @nested3(i32 addrspace(1)* %out, i32 %cond) {
entry:
  %0 = icmp sgt i32 %cond, 0
  br i1 %0, label %if.1, label %end

if.1:
  %1 = icmp sgt i32 %cond, 10
  br i1 %1, label %if.2, label %if.store.1

if.store.1:
  store i32 1, i32 addrspace(1)* %out
  br label %end

if.2:
  %2 = icmp sgt i32 %cond, 20
  br i1 %2, label %if.3, label %if.2.store

if.2.store:
  store i32 2, i32 addrspace(1)* %out
  br label %end

if.3:
  store i32 3, i32 addrspace(1)* %out
  br label %end

end:
  ret void
}

; BUG64: Applying bug work-around
; BUG32-NOT: Applying bug work-around
; NOBUG-NOT: Applying bug work-around
; FUNC-LABEL: {{^}}nested4:
define amdgpu_kernel void @nested4(i32 addrspace(1)* %out, i32 %cond) {
entry:
  %0 = icmp sgt i32 %cond, 0
  br i1 %0, label %if.1, label %end

if.1:
  %1 = icmp sgt i32 %cond, 10
  br i1 %1, label %if.2, label %if.1.store

if.1.store:
  store i32 1, i32 addrspace(1)* %out
  br label %end

if.2:
  %2 = icmp sgt i32 %cond, 20
  br i1 %2, label %if.3, label %if.2.store

if.2.store:
  store i32 2, i32 addrspace(1)* %out
  br label %end

if.3:
  %3 = icmp sgt i32 %cond, 30
  br i1 %3, label %if.4, label %if.3.store

if.3.store:
  store i32 3, i32 addrspace(1)* %out
  br label %end

if.4:
  store i32 4, i32 addrspace(1)* %out
  br label %end

end:
  ret void
}

; BUG64: Applying bug work-around
; BUG32-NOT: Applying bug work-around
; NOBUG-NOT: Applying bug work-around
; FUNC-LABEL: {{^}}nested7:
define amdgpu_kernel void @nested7(i32 addrspace(1)* %out, i32 %cond) {
entry:
  %0 = icmp sgt i32 %cond, 0
  br i1 %0, label %if.1, label %end

if.1:
  %1 = icmp sgt i32 %cond, 10
  br i1 %1, label %if.2, label %if.1.store

if.1.store:
  store i32 1, i32 addrspace(1)* %out
  br label %end

if.2:
  %2 = icmp sgt i32 %cond, 20
  br i1 %2, label %if.3, label %if.2.store

if.2.store:
  store i32 2, i32 addrspace(1)* %out
  br label %end

if.3:
  %3 = icmp sgt i32 %cond, 30
  br i1 %3, label %if.4, label %if.3.store

if.3.store:
  store i32 3, i32 addrspace(1)* %out
  br label %end

if.4:
  %4 = icmp sgt i32 %cond, 40
  br i1 %4, label %if.5, label %if.4.store

if.4.store:
  store i32 4, i32 addrspace(1)* %out
  br label %end

if.5:
  %5 = icmp sgt i32 %cond, 50
  br i1 %5, label %if.6, label %if.5.store

if.5.store:
  store i32 5, i32 addrspace(1)* %out
  br label %end

if.6:
  %6 = icmp sgt i32 %cond, 60
  br i1 %6, label %if.7, label %if.6.store

if.6.store:
  store i32 6, i32 addrspace(1)* %out
  br label %end

if.7:
  store i32 7, i32 addrspace(1)* %out
  br label %end

end:
  ret void
}

; BUG64: Applying bug work-around
; BUG32: Applying bug work-around
; NOBUG-NOT: Applying bug work-around
; FUNC-LABEL: {{^}}nested8:
define amdgpu_kernel void @nested8(i32 addrspace(1)* %out, i32 %cond) {
entry:
  %0 = icmp sgt i32 %cond, 0
  br i1 %0, label %if.1, label %end

if.1:
  %1 = icmp sgt i32 %cond, 10
  br i1 %1, label %if.2, label %if.1.store

if.1.store:
  store i32 1, i32 addrspace(1)* %out
  br label %end

if.2:
  %2 = icmp sgt i32 %cond, 20
  br i1 %2, label %if.3, label %if.2.store

if.2.store:
  store i32 2, i32 addrspace(1)* %out
  br label %end

if.3:
  %3 = icmp sgt i32 %cond, 30
  br i1 %3, label %if.4, label %if.3.store

if.3.store:
  store i32 3, i32 addrspace(1)* %out
  br label %end

if.4:
  %4 = icmp sgt i32 %cond, 40
  br i1 %4, label %if.5, label %if.4.store

if.4.store:
  store i32 4, i32 addrspace(1)* %out
  br label %end

if.5:
  %5 = icmp sgt i32 %cond, 50
  br i1 %5, label %if.6, label %if.5.store

if.5.store:
  store i32 5, i32 addrspace(1)* %out
  br label %end

if.6:
  %6 = icmp sgt i32 %cond, 60
  br i1 %6, label %if.7, label %if.6.store

if.6.store:
  store i32 6, i32 addrspace(1)* %out
  br label %end

if.7:
  %7 = icmp sgt i32 %cond, 70
  br i1 %7, label %if.8, label %if.7.store

if.7.store:
  store i32 7, i32 addrspace(1)* %out
  br label %end

if.8:
  store i32 8, i32 addrspace(1)* %out
  br label %end

end:
  ret void
}