1 //===-- AMDGPUMCTargetDesc.cpp - AMDGPU Target Descriptions ---------------===//
2 //
3 //                     The LLVM Compiler Infrastructure
4 //
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
7 //
8 //===----------------------------------------------------------------------===//
9 //
10 /// \file
11 /// \brief This file provides AMDGPU specific target descriptions.
12 //
13 //===----------------------------------------------------------------------===//
14 
15 #include "AMDGPUMCTargetDesc.h"
16 #include "AMDGPUELFStreamer.h"
17 #include "AMDGPUMCAsmInfo.h"
18 #include "AMDGPUTargetStreamer.h"
19 #include "InstPrinter/AMDGPUInstPrinter.h"
20 #include "SIDefines.h"
21 #include "llvm/MC/MCContext.h"
22 #include "llvm/MC/MCInstrInfo.h"
23 #include "llvm/MC/MCRegisterInfo.h"
24 #include "llvm/MC/MCStreamer.h"
25 #include "llvm/MC/MCSubtargetInfo.h"
26 #include "llvm/MC/MachineLocation.h"
27 #include "llvm/Support/ErrorHandling.h"
28 #include "llvm/Support/TargetRegistry.h"
29 
30 using namespace llvm;
31 
32 #define GET_INSTRINFO_MC_DESC
33 #include "AMDGPUGenInstrInfo.inc"
34 
35 #define GET_SUBTARGETINFO_MC_DESC
36 #include "AMDGPUGenSubtargetInfo.inc"
37 
38 #define GET_REGINFO_MC_DESC
39 #include "AMDGPUGenRegisterInfo.inc"
40 
41 static MCInstrInfo *createAMDGPUMCInstrInfo() {
42   MCInstrInfo *X = new MCInstrInfo();
43   InitAMDGPUMCInstrInfo(X);
44   return X;
45 }
46 
47 static MCRegisterInfo *createAMDGPUMCRegisterInfo(const Triple &TT) {
48   MCRegisterInfo *X = new MCRegisterInfo();
49   InitAMDGPUMCRegisterInfo(X, 0);
50   return X;
51 }
52 
53 static MCSubtargetInfo *
54 createAMDGPUMCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS) {
55   return createAMDGPUMCSubtargetInfoImpl(TT, CPU, FS);
56 }
57 
58 static MCInstPrinter *createAMDGPUMCInstPrinter(const Triple &T,
59                                                 unsigned SyntaxVariant,
60                                                 const MCAsmInfo &MAI,
61                                                 const MCInstrInfo &MII,
62                                                 const MCRegisterInfo &MRI) {
63   return T.getArch() == Triple::r600 ? new R600InstPrinter(MAI, MII, MRI) :
64                                        new AMDGPUInstPrinter(MAI, MII, MRI);
65 }
66 
67 static MCTargetStreamer *createAMDGPUAsmTargetStreamer(MCStreamer &S,
68                                                       formatted_raw_ostream &OS,
69                                                       MCInstPrinter *InstPrint,
70                                                       bool isVerboseAsm) {
71   return new AMDGPUTargetAsmStreamer(S, OS);
72 }
73 
74 static MCTargetStreamer * createAMDGPUObjectTargetStreamer(
75                                                    MCStreamer &S,
76                                                    const MCSubtargetInfo &STI) {
77   return new AMDGPUTargetELFStreamer(S);
78 }
79 
80 static MCStreamer *createMCStreamer(const Triple &T, MCContext &Context,
81                                     MCAsmBackend &MAB, raw_pwrite_stream &OS,
82                                     MCCodeEmitter *Emitter, bool RelaxAll) {
83   if (T.getOS() == Triple::AMDHSA)
84     return createAMDGPUELFStreamer(Context, MAB, OS, Emitter, RelaxAll);
85 
86   return createELFStreamer(Context, MAB, OS, Emitter, RelaxAll);
87 }
88 
89 extern "C" void LLVMInitializeAMDGPUTargetMC() {
90   for (Target *T : {&getTheAMDGPUTarget(), &getTheGCNTarget()}) {
91     RegisterMCAsmInfo<AMDGPUMCAsmInfo> X(*T);
92 
93     TargetRegistry::RegisterMCInstrInfo(*T, createAMDGPUMCInstrInfo);
94     TargetRegistry::RegisterMCRegInfo(*T, createAMDGPUMCRegisterInfo);
95     TargetRegistry::RegisterMCSubtargetInfo(*T, createAMDGPUMCSubtargetInfo);
96     TargetRegistry::RegisterMCInstPrinter(*T, createAMDGPUMCInstPrinter);
97     TargetRegistry::RegisterMCAsmBackend(*T, createAMDGPUAsmBackend);
98     TargetRegistry::RegisterELFStreamer(*T, createMCStreamer);
99   }
100 
101   // R600 specific registration
102   TargetRegistry::RegisterMCCodeEmitter(getTheAMDGPUTarget(),
103                                         createR600MCCodeEmitter);
104 
105   // GCN specific registration
106   TargetRegistry::RegisterMCCodeEmitter(getTheGCNTarget(),
107                                         createSIMCCodeEmitter);
108 
109   TargetRegistry::RegisterAsmTargetStreamer(getTheGCNTarget(),
110                                             createAMDGPUAsmTargetStreamer);
111   TargetRegistry::RegisterObjectTargetStreamer(
112       getTheGCNTarget(), createAMDGPUObjectTargetStreamer);
113 }
114