1a80afc03SAlex Richardson// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --function-signature
261dd0603SAlex Richardson// Example input for update_cc_test_checks
3*b16a3b4fSNikita Popov// RUN: %clang_cc1 -no-opaque-pointers -triple=x86_64-unknown-linux-gnu -emit-llvm -o - %s | FileCheck %s
461dd0603SAlex Richardson
561dd0603SAlex Richardson// CHECK-LABEL: define {{[^@]+}}@test
61b1c8d83Shyeongyu kim// CHECK-SAME: (i64 noundef [[A:%.*]], i32 noundef [[B:%.*]]) #[[ATTR0:[0-9]+]] {
761dd0603SAlex Richardson// CHECK-NEXT:  entry:
861dd0603SAlex Richardson// CHECK-NEXT:    [[A_ADDR:%.*]] = alloca i64, align 8
961dd0603SAlex Richardson// CHECK-NEXT:    [[B_ADDR:%.*]] = alloca i32, align 4
1061dd0603SAlex Richardson// CHECK-NEXT:    store i64 [[A]], i64* [[A_ADDR]], align 8
1161dd0603SAlex Richardson// CHECK-NEXT:    store i32 [[B]], i32* [[B_ADDR]], align 4
12e5b87727SSanjay Patel// CHECK-NEXT:    [[TMP0:%.*]] = load i64, i64* [[A_ADDR]], align 8
13e5b87727SSanjay Patel// CHECK-NEXT:    [[TMP1:%.*]] = load i32, i32* [[B_ADDR]], align 4
14e5b87727SSanjay Patel// CHECK-NEXT:    [[CONV:%.*]] = sext i32 [[TMP1]] to i64
15e5b87727SSanjay Patel// CHECK-NEXT:    [[ADD:%.*]] = add nsw i64 [[TMP0]], [[CONV]]
1661dd0603SAlex Richardson// CHECK-NEXT:    ret i64 [[ADD]]
1761dd0603SAlex Richardson//
1861dd0603SAlex Richardsonlong test(long a, int b) {
1961dd0603SAlex Richardson  return a + b;
2061dd0603SAlex Richardson}
2161dd0603SAlex Richardson
2261dd0603SAlex Richardson// A function with a mangled name
2361dd0603SAlex Richardson// CHECK-LABEL: define {{[^@]+}}@_Z4testlii
241b1c8d83Shyeongyu kim// CHECK-SAME: (i64 noundef [[A:%.*]], i32 noundef [[B:%.*]], i32 noundef [[C:%.*]]) #[[ATTR0]] {
2561dd0603SAlex Richardson// CHECK-NEXT:  entry:
2661dd0603SAlex Richardson// CHECK-NEXT:    [[A_ADDR:%.*]] = alloca i64, align 8
2761dd0603SAlex Richardson// CHECK-NEXT:    [[B_ADDR:%.*]] = alloca i32, align 4
2861dd0603SAlex Richardson// CHECK-NEXT:    [[C_ADDR:%.*]] = alloca i32, align 4
2961dd0603SAlex Richardson// CHECK-NEXT:    store i64 [[A]], i64* [[A_ADDR]], align 8
3061dd0603SAlex Richardson// CHECK-NEXT:    store i32 [[B]], i32* [[B_ADDR]], align 4
3161dd0603SAlex Richardson// CHECK-NEXT:    store i32 [[C]], i32* [[C_ADDR]], align 4
32e5b87727SSanjay Patel// CHECK-NEXT:    [[TMP0:%.*]] = load i64, i64* [[A_ADDR]], align 8
33e5b87727SSanjay Patel// CHECK-NEXT:    [[TMP1:%.*]] = load i32, i32* [[B_ADDR]], align 4
34e5b87727SSanjay Patel// CHECK-NEXT:    [[CONV:%.*]] = sext i32 [[TMP1]] to i64
35e5b87727SSanjay Patel// CHECK-NEXT:    [[ADD:%.*]] = add nsw i64 [[TMP0]], [[CONV]]
36e5b87727SSanjay Patel// CHECK-NEXT:    [[TMP2:%.*]] = load i32, i32* [[C_ADDR]], align 4
37e5b87727SSanjay Patel// CHECK-NEXT:    [[CONV1:%.*]] = sext i32 [[TMP2]] to i64
3861dd0603SAlex Richardson// CHECK-NEXT:    [[ADD2:%.*]] = add nsw i64 [[ADD]], [[CONV1]]
3961dd0603SAlex Richardson// CHECK-NEXT:    ret i64 [[ADD2]]
4061dd0603SAlex Richardson//
4161dd0603SAlex Richardson__attribute__((overloadable)) long test(long a, int b, int c) {
4261dd0603SAlex Richardson  return a + b + c;
4361dd0603SAlex Richardson}
44