xref: /linux-6.15/arch/riscv/include/asm/cache.h (revision 04dc82e1)
1 /* SPDX-License-Identifier: GPL-2.0-only */
2 /*
3  * Copyright (C) 2017 Chen Liqin <[email protected]>
4  * Copyright (C) 2012 Regents of the University of California
5  */
6 
7 #ifndef _ASM_RISCV_CACHE_H
8 #define _ASM_RISCV_CACHE_H
9 
10 #define L1_CACHE_SHIFT		6
11 
12 #define L1_CACHE_BYTES		(1 << L1_CACHE_SHIFT)
13 
14 #endif /* _ASM_RISCV_CACHE_H */
15