| /f-stack/freebsd/contrib/device-tree/Bindings/display/armada/ |
| H A D | marvell,dove-lcd.txt | 13 "axiclk" - axi bus clock for pixel clock
14 "plldivider" - pll divider clock for pixel clock
15 "ext_ref_clk0" - external clock 0 for pixel clock
16 "ext_ref_clk1" - external clock 1 for pixel clock
|
| /f-stack/freebsd/contrib/device-tree/Bindings/display/ |
| H A D | brcm,bcm-vc4.txt | 31 b) pixel: The pixel clock.
45 b) pixel: The pixel clock that feeds the pixelvalve
72 c) pixel: The DSI pixel clock from CPRMAN
107 clock-names = "pixel", "hdmi";
115 clock-names = "core", "pixel";
137 clock-names = "phy", "escape", "pixel";
|
| H A D | brcm,bcm2835-dpi.yaml | 22 - description: The pixel clock that feeds the pixelvalve
27 - const: pixel
53 clock-names = "core", "pixel";
|
| H A D | cirrus,clps711x-fb.txt | 11 - bits-per-pixel: Bits per pixel.
30 bits-per-pixel = <4>;
|
| H A D | brcm,bcm2835-dsi0.yaml | 28 - description: The DSI pixel clock
34 - const: pixel
72 clock-names = "phy", "escape", "pixel";
|
| H A D | brcm,bcm2835-hdmi.yaml | 26 - description: The pixel clock
31 - const: pixel
76 clock-names = "pixel", "hdmi";
|
| H A D | wm,wm8505-fb.txt | 7 - bits-per-pixel : bit depth of framebuffer (16 or 32)
17 bits-per-pixel = <16>;
|
| H A D | via,vt8500-fb.txt | 8 - bits-per-pixel : bit depth of framebuffer (16 or 32)
19 bits-per-pixel = <16>;
|
| H A D | amlogic,meson-vpu.yaml | 32 The Video Input Unit is in charge of the pixel scanout from the DDR memory.
41 various planes into a single pixel stream.
49 The VENC is composed of the multiple pixel encoders
|
| H A D | mxsfb.txt | 51 - bits-per-pixel: <16> for RGB565, <32> for RGB888/666.
65 bits-per-pixel = <32>;
|
| H A D | atmel,lcdc.txt | 57 - bits-per-pixel: lcd panel bit-depth.
67 bits-per-pixel = <32>;
|
| /f-stack/freebsd/contrib/device-tree/Bindings/media/i2c/ |
| H A D | mt9p031.txt | 3 The Aptina MT9P031 is a 1/2.5-inch CMOS active pixel digital image sensor with
14 - pixel-clock-frequency: Pixel clock frequency.
35 pixel-clock-frequency = <96000000>;
|
| /f-stack/freebsd/contrib/device-tree/Bindings/display/mediatek/ |
| H A D | mediatek,dpi.txt | 5 provides 8-bit RGB/YUV444 or 8/10/10-bit YUV422 pixel data on a parallel
15 - clock-names: must contain "pixel", "engine", and "pll"
32 clock-names = "pixel", "engine", "pll";
|
| /f-stack/freebsd/contrib/device-tree/Bindings/display/imx/ |
| H A D | fsl,imx-fb.txt | 14 - bits-per-pixel: Bits per pixel
41 bits-per-pixel = <16>;
|
| /f-stack/freebsd/contrib/device-tree/Bindings/soc/amlogic/ |
| H A D | amlogic,canvas.yaml | 15 A canvas is a collection of metadata that describes a pixel buffer.
19 Many IPs within Amlogic SoCs rely on canvas indexes to read/write pixel data
|
| /f-stack/freebsd/contrib/device-tree/Bindings/display/ti/ |
| H A D | ti,j721e-dss.yaml | 67 - description: vp1 Video Port 1 pixel clock
68 - description: vp2 Video Port 2 pixel clock
69 - description: vp3 Video Port 3 pixel clock
70 - description: vp4 Video Port 4 pixel clock
|
| /f-stack/freebsd/contrib/device-tree/Bindings/display/msm/ |
| H A D | edp.txt | 18 * "pixel"
41 "pixel",
|
| /f-stack/freebsd/contrib/device-tree/Bindings/display/panel/ |
| H A D | panel-timing.yaml | 174 Use 0 to drive pixel data on falling edge and
176 Use 1 to drive pixel data on rising edge and
185 sample sync on rising edge of pixel clock.
187 sample sync on falling edge of pixel clock
|
| /f-stack/freebsd/contrib/device-tree/Bindings/iio/chemical/ |
| H A D | sensirion,sgp30.txt | 1 * Sensirion SGP30/SGPC3 multi-pixel Gas Sensor
|
| /f-stack/freebsd/contrib/device-tree/Bindings/media/ |
| H A D | cdns,csi2tx.txt | 5 4 CSI lanes in output, and up to 4 different pixel streams in input.
15 * pixel_if[0-3]_clk: pixel stream output clock, one for each stream
|
| H A D | cdns,csi2rx.txt | 5 lanes in input, and 4 different pixel streams in output.
14 * pixel_if[0-3]_clk: pixel stream output clock, one for each stream
|
| /f-stack/freebsd/contrib/device-tree/src/arm/ |
| H A D | logicpd-torpedo-37xx-devkit.dts | 62 /* The DM3730 has a faster L3 than OMAP35, so increase pixel clock */
64 pixel-clock-frequency = <90000000>;
|
| H A D | vt8500-bv07.dts | 16 bits-per-pixel = <16>;
|
| H A D | wm8505-ref.dts | 16 bits-per-pixel = <32>;
|
| /f-stack/freebsd/contrib/device-tree/Bindings/display/bridge/ |
| H A D | adi,adv7511.txt | 37 pixel), "2x" (two clock cycles per pixel), "ddr" (one clock cycle per pixel,
70 - adi,clock-delay: Video data clock delay relative to the pixel clock, in ps
|