Home
last modified time | relevance | path

Searched refs:lret (Results 1 – 6 of 6) sorted by relevance

/llvm-project-15.0.7/llvm/test/MC/X86/
H A Dret.s76 lret
103 lret $0
H A Dx86-16.s639 lret $0x7ace
H A Dx86-64.s997 lret // CHECK: lretl # encoding: [0xcb] label
H A Dx86-32-coverage.s1728 lret
/llvm-project-15.0.7/mlir/test/Integration/Dialect/SparseTensor/CPU/
H A Dsparse_binary.mlir158 %lret = arith.negf %x1 : f64
159 sparse_tensor.yield %lret : f64
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86InstrInfo.td3198 // In 64-bit mode lret maps to lretl; it is not ambiguous with lretq.
3199 def : MnemonicAlias<"lret", "lretw", "att">, Requires<[In16BitMode]>;
3200 def : MnemonicAlias<"lret", "lretl", "att">, Requires<[Not16BitMode]>;