| /freebsd-13.1/sys/dev/qlxge/ |
| H A D | qls_isr.c | 151 Q81_SET_CQ_INVALID(cq_idx); in qls_rx_comp()
226 qls_cq_isr(qla_host_t *ha, uint32_t cq_idx) in qls_cq_isr() argument
233 cq_b = ha->rx_ring[cq_idx].cq_base_vaddr; in qls_cq_isr()
234 lro = &ha->rx_ring[cq_idx].lro; in qls_cq_isr()
238 i = ha->rx_ring[cq_idx].cq_next; in qls_cq_isr()
289 Q81_WR_CQ_CONS_IDX(cq_idx, (ha->rx_ring[cq_idx].cq_next)); in qls_cq_isr()
360 uint32_t cq_idx; in qls_isr() local
364 cq_idx = ivec->cq_idx; in qls_isr()
380 if (status & ( 0x1 << cq_idx)) in qls_isr()
381 qls_cq_isr(ha, cq_idx); in qls_isr()
[all …]
|
| H A D | qls_hw.h | 938 #define Q81_RD_CQ_IDX(cq_idx) bus_read_4((ha->pci_reg1),\ argument
939 (ha->rx_ring[cq_idx].cq_db_offset + Q81_COMPQ_INDEX_REG))
941 #define Q81_SET_CQ_VALID(cq_idx) bus_write_4((ha->pci_reg1),\ argument
942 (ha->rx_ring[cq_idx].cq_db_offset + Q81_COMPQ_VALID_REG),\
945 #define Q81_SET_CQ_INVALID(cq_idx) bus_write_4((ha->pci_reg1),\ argument
946 (ha->rx_ring[cq_idx].cq_db_offset + Q81_COMPQ_VALID_REG),\
952 #define Q81_RD_LBQ_IDX(cq_idx) bus_read_4((ha->pci_reg1),\ argument
953 (ha->rx_ring[cq_idx].cq_db_offset + Q81_LRGBQ_INDEX_REG))
956 (ha->rx_ring[cq_idx].cq_db_offset + Q81_SMBQ_INDEX_REG), idx)
958 #define Q81_RD_SBQ_IDX(cq_idx) bus_read_4((ha->pci_reg1),\ argument
[all …]
|
| H A D | qls_def.h | 57 uint32_t cq_idx; member
|
| H A D | qls_os.c | 402 ha->irq_vec[i].cq_idx = i; in qls_pci_attach()
|
| /freebsd-13.1/sys/dev/mlx4/mlx4_en/ |
| H A D | mlx4_en_cq.c | 114 int cq_idx) in mlx4_en_activate_cq() argument
131 cq->vector = cq_idx % mdev->dev->caps.num_comp_vectors; in mlx4_en_activate_cq()
149 cq_idx = cq_idx % priv->rx_ring_num; in mlx4_en_activate_cq()
150 rx_cq = priv->rx_cq[cq_idx]; in mlx4_en_activate_cq()
|
| H A D | en.h | 803 int cq_idx);
|
| /freebsd-13.1/sys/dev/vnic/ |
| H A D | nicvf_queues.c | 732 nicvf_cq_intr_handler(struct nicvf *nic, uint8_t cq_idx) in nicvf_cq_intr_handler() argument
739 struct cmp_queue *cq = &qs->cq[cq_idx]; in nicvf_cq_intr_handler()
740 struct snd_queue *sq = &qs->sq[cq_idx]; in nicvf_cq_intr_handler()
761 __func__, cq_idx, cqe_count, cqe_head); in nicvf_cq_intr_handler()
770 dprintf(nic->dev, "CQ%d cq_desc->cqe_type %d\n", cq_idx, in nicvf_cq_intr_handler()
802 __func__, cq_idx, processed_cqe, work_done); in nicvf_cq_intr_handler()
817 rq_idx = cq_idx; in nicvf_cq_intr_handler()
1328 rq->cq_idx = qidx; in nicvf_rcv_queue_config()
1341 (rq->cq_idx << 16) | (rq->cont_rbdr_qs << 9) | in nicvf_rcv_queue_config()
1425 sq->cq_idx = qidx; in nicvf_snd_queue_config()
[all …]
|
| H A D | nicvf_queues.h | 274 uint8_t cq_idx; /* CQ index (0 to 7) in the QS */ member
315 uint8_t cq_idx; /* CQ index (0 to 7) in the above QS */ member
|
| /freebsd-13.1/sys/contrib/ena-com/ |
| H A D | ena_admin_defs.h | 279 uint16_t cq_idx; member
368 uint16_t cq_idx; member
383 uint16_t cq_idx; member
736 uint16_t cq_idx; member
|
| H A D | ena_com.c | 1275 struct ena_com_io_sq *io_sq, u16 cq_idx) in ena_com_create_io_sq() argument
1306 create_cmd.cq_idx = cq_idx; in ena_com_create_io_sq()
1365 rss->rss_ind_tbl[i].cq_idx = io_sq->idx; in ena_com_ind_tbl_convert_to_device()
1475 io_cq->idx = cmd_completion.cq_idx; in ena_com_create_io_cq()
1556 destroy_cmd.cq_idx = io_cq->idx; in ena_com_destroy_io_cq()
|
| /freebsd-13.1/sys/contrib/ena-com/ena_defs/ |
| H A D | ena_admin_defs.h | 254 uint16_t cq_idx; member
342 uint16_t cq_idx; member
357 uint16_t cq_idx; member
914 uint16_t cq_idx; member
|
| /freebsd-13.1/sys/dev/ocs_fc/ |
| H A D | ocs_hw.h | 1094 typedef void (*tcmd_cq_handler)(ocs_hw_t *hw, uint32_t cq_idx, void *cq_handler_arg);
|
| /freebsd-13.1/sys/dev/cxgb/common/ |
| H A D | cxgb_t3_cpl.h | 227 __be16 cq_idx; member
|
| /freebsd-13.1/sys/dev/cxgb/ |
| H A D | cxgb_sge.c | 3152 rspd->rss_hdr.hash_type, be16toh(rspd->rss_hdr.cq_idx)); in t3_dump_rspq()
|