Home
last modified time | relevance | path

Searched refs:c15 (Results 1 – 5 of 5) sorted by relevance

/freebsd-13.1/sys/arm/arm/
H A Dcpufunc_asm_pj4b.S43 mrc p15, 1, r0, c15, c1, 0
48 mcr p15, 1, r0, c15, c1, 0
51 mrc p15, 1, r0, c15, c1, 1
58 mcr p15, 1, r0, c15, c1, 1
61 mrc p15, 1, r0, c15, c2, 0
67 mcr p15, 1, r0, c15, c2, 0
70 mrc p15, 1, r0, c15, c1, 2
77 mcr p15, 1, r0, c15, c1, 2
/freebsd-13.1/lib/libmp/tests/
H A Dlegacy_test.c35 MINT *c0, *c1, *c2, *c3, *c5, *c6, *c8, *c10, *c14, *c15, *c25, \ variable
81 mp_gcd(c10, c15, t0); in testgcd()
172 c15 = mp_itom(15); in main()
201 mp_mfree(c15); in main()
/freebsd-13.1/sys/arm/include/
H A Dsysreg.h238 #define CP15_PMUSERENR(rr) p15, 0, rr, c15, c9, 0 /* Access Validation Control Register */
239 #define CP15_PMCR(rr) p15, 0, rr, c15, c12, 0 /* Performance Monitor Control Register */
240 #define CP15_PMCCNTR(rr) p15, 0, rr, c15, c12, 1 /* PM Cycle Count Register */
323 #define CP15_CBAR(rr) p15, 4, rr, c15, c0, 0 /* Configuration Base Address Register */
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonRegisterInfo.td171 def UPCYCLEHI: Rc<15, "upcyclehi", ["c15"]>, DwarfRegNum<[82]>;
189 def UPCYCLE: Rcc<14, "c15:14", [UPCYCLELO, UPCYCLEHI], ["upcycle"]>,
/freebsd-13.1/share/misc/
H A Dpci_vendors30557 2c15 Xeon 5500/Core i7 QPI Physical 1
32386 8c15 8 Series/C220 Series Chipset Family PCI Express Root Port #3
32667 9c15 8 Series PCI Express Root Port 3