Home
last modified time | relevance | path

Searched refs:lsll (Results 1 – 16 of 16) sorted by relevance

/llvm-project-15.0.7/llvm/test/MC/X86/
H A DI286-32.s85 lsll 3809469200(%edx,%eax,4), %eax label
89 lsll 485498096, %eax label
93 lsll 485498096(%edx,%eax,4), %eax label
97 lsll 485498096(%edx), %eax label
101 lsll 64(%edx,%eax), %eax label
105 lsll %eax, %eax label
109 lsll (%edx), %eax label
H A DI286-64.s149 lsll 485498096, %r13d label
153 lsll 64(%rdx), %r13d label
157 lsll 64(%rdx,%rax,4), %r13d label
161 lsll -64(%rdx,%rax,4), %r13d label
165 lsll 64(%rdx,%rax), %r13d label
169 lsll %r13d, %r13d label
173 lsll (%rdx), %r13d label
/llvm-project-15.0.7/llvm/test/CodeGen/Thumb2/mve-intrinsics/
H A Dlongshift-const.ll5 declare {i32, i32} @llvm.arm.mve.lsll(i32, i32, i32)
126 ; CHECK-NEXT: lsll r0, r1, #2
145 ; CHECK-NEXT: lsll r0, r1, #32
212 %3 = call { i32, i32 } @llvm.arm.mve.lsll(i32 %2, i32 %1, i32 0)
225 ; CHECK-NEXT: lsll r0, r1, #23
244 ; CHECK-NEXT: lsll r0, r1, #32
264 ; CHECK-NEXT: lsll r0, r1, r2
284 ; CHECK-NEXT: lsll r0, r1, r2
304 ; CHECK-NEXT: lsll r0, r1, r2
362 ; CHECK-NEXT: lsll r0, r1, r2
[all …]
H A Dlongshift-demand.ll30 ; CHECK-NEXT: lsll r0, r1, #3
50 ; CHECK-NEXT: lsll r0, r1, #3
111 ; CHECK-NEXT: lsll r0, r1, #31
131 ; CHECK-NEXT: lsll r0, r1, #31
192 ; CHECK-NEXT: lsll r0, r1, #32
212 ; CHECK-NEXT: lsll r0, r1, #32
275 ; CHECK-NEXT: lsll r0, r1, r2
317 ; CHECK-NEXT: lsll r0, r1, r2
365 ; CHECK-NEXT: lsll r0, r1, #3
387 ; CHECK-NEXT: lsll r0, r1, #3
[all …]
H A Dscalar-shifts.ll28 ; CHECK-NEXT: lsll r0, r1, r2
34 %3 = call { i32, i32 } @llvm.arm.mve.lsll(i32 %2, i32 %1, i32 %shift)
44 declare { i32, i32 } @llvm.arm.mve.lsll(i32, i32, i32)
/llvm-project-15.0.7/llvm/test/CodeGen/Thumb2/
H A Dmve-shifts.ll41 ; CHECK-NEXT: lsll r2, r1, r0
44 ; CHECK-NEXT: lsll r0, r5, r3
96 ; CHECK-NEXT: lsll r0, r5, r2
99 ; CHECK-NEXT: lsll r2, r3, r1
197 ; CHECK-NEXT: lsll r0, r1, #4
198 ; CHECK-NEXT: lsll r2, r3, #4
341 ; CHECK-NEXT: lsll r12, r1, r0
342 ; CHECK-NEXT: lsll r2, r3, r0
401 ; CHECK-NEXT: lsll r2, r1, r3
402 ; CHECK-NEXT: lsll r0, r5, r3
H A Dmve-vcreate.ll237 ; CHECK-NEXT: lsll r2, r7, #16
242 ; CHECK-NEXT: lsll r4, r5, #16
314 ; CHECK-NEXT: lsll r4, r11, #16
316 ; CHECK-NEXT: lsll r6, r7, #24
322 ; CHECK-NEXT: lsll r6, r3, #8
326 ; CHECK-NEXT: lsll r4, r5, #16
331 ; CHECK-NEXT: lsll r6, r1, #24
334 ; CHECK-NEXT: lsll r4, r9, #8
H A Dmve-laneinterleaving.ll375 ; CHECK-NEXT: lsll r0, r5, r6
377 ; CHECK-NEXT: lsll r0, r5, r2
384 ; CHECK-NEXT: lsll r4, r7, r2
386 ; CHECK-NEXT: lsll r4, r7, r1
409 ; CHECK-NEXT: lsll r0, r9, r3
415 ; CHECK-NEXT: lsll r0, r9, r1
422 ; CHECK-NEXT: lsll r4, r5, r3
423 ; CHECK-NEXT: lsll r4, r5, r2
H A Dshift_parts.ll8 ; CHECK-MVE-NEXT: lsll r0, r1, r2
32 ; CHECK-MVE-NEXT: lsll r0, r1, #3
83 ; CHECK-MVE-NEXT: lsll r0, r1, r2
203 ; CHECK-MVE-NEXT: lsll r2, r1, #8
/llvm-project-15.0.7/llvm/test/MC/ARM/
H A Dmve-scalar-shift.s94 # CHECK: lsll lr, r1, #11 @ encoding: [0x5e,0xea,0xcf,0x21]
96 lsll lr, r1, #11 label
98 # CHECK: lsll lr, r1, r4 @ encoding: [0x5e,0xea,0x0d,0x41]
100 lsll lr, r1, r4 label
/llvm-project-15.0.7/llvm/test/CodeGen/M68k/ShiftRotate/
H A Dlsl.ll32 define i32 @lsll(i32 %a, i32 %b) nounwind {
33 ; CHECK-LABEL: lsll:
/llvm-project-15.0.7/llvm/test/MC/Disassembler/ARM/
H A Dmve-scalar-shift.txt18 # CHECK: lsll lr, r1, #11 @ encoding: [0x5e,0xea,0xcf,0x21]
22 # CHECK: lsll lr, r1, r4 @ encoding: [0x5e,0xea,0x0d,0x41]
/llvm-project-15.0.7/clang/test/CodeGen/arm-mve-intrinsics/
H A Dscalar-shifts.c43 return lsll(value, shift); in test_lsll()
/llvm-project-15.0.7/llvm/test/CodeGen/Thumb2/LowOverheadLoops/
H A Dwhile-loops.ll207 ; CHECK-NEXT: lsll r0, r1, #30
211 ; CHECK-NEXT: lsll r0, r11, r4
215 ; CHECK-NEXT: lsll r0, r11, r1
/llvm-project-15.0.7/clang/include/clang/Basic/
H A Darm_mve.td1270 def lsll: LongScalarShift<u64, (args s32:$sh), (IRInt<"lsll"> $lo, $hi, $sh)>;
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMInstrMVE.td574 def MVE_LSLLr : MVE_ScalarShiftDRegReg<"lsll", 0b0, [(set tGPREven:$RdaLo, tGPROdd:$RdaHi,
577 def MVE_LSLLi : MVE_ScalarShiftDRegImm<"lsll", 0b00, ?, [(set tGPREven:$RdaLo, tGPROdd:$RdaHi,