Searched refs:IntId (Results 1 – 5 of 5) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86InstrMMX.td | 34 multiclass MMXI_binop_rm_int<bits<8> opc, string OpcodeStr, Intrinsic IntId, 40 [(set VR64:$dst, (IntId VR64:$src1, VR64:$src2))]>, 47 [(set VR64:$dst, (IntId VR64:$src1, (load_mmx addr:$src2)))]>, 52 string OpcodeStr, Intrinsic IntId, 58 [(set VR64:$dst, (IntId VR64:$src1, VR64:$src2))]>, 63 [(set VR64:$dst, (IntId VR64:$src1, (load_mmx addr:$src2)))]>, 108 multiclass ssse3_palign_mm<string asm, Intrinsic IntId, 113 [(set VR64:$dst, (IntId VR64:$src1, VR64:$src2, (i8 timm:$src3)))]>, 118 [(set VR64:$dst, (IntId VR64:$src1, (load_mmx addr:$src2),
|
| H A D | X86InstrSSE.td | 5947 [(set RC:$dst, (IntId RC:$src1, RC:$src2, timm:$src3))]>, 5957 (IntId RC:$src1, (memop_frag addr:$src2), timm:$src3))]>, 6690 multiclass SHAI_binop<bits<8> Opc, string OpcodeStr, Intrinsic IntId, 6708 (set VR128:$dst, (IntId VR128:$src1, 6710 (set VR128:$dst, (IntId VR128:$src1, 6761 Intrinsic IntId, PatFrag ld_frag, 6769 [(set RC:$dst, (IntId RC:$src1, RC:$src2))]>, 6918 PatFrag LdFrag, Intrinsic IntId> { 6924 (IntId RC:$src1, RC:$src2, timm:$src3))]>, 6931 (IntId RC:$src1, (LdFrag addr:$src2), timm:$src3))]>, [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonGenExtract.cpp | 212 Intrinsic::ID IntId = (BW == 32) ? Intrinsic::hexagon_S2_extractu in INITIALIZE_PASS_DEPENDENCY() local 215 Function *ExtF = Intrinsic::getDeclaration(Mod, IntId); in INITIALIZE_PASS_DEPENDENCY()
|
| H A D | HexagonISelLowering.h | 380 SDValue getInt(unsigned IntId, MVT ResTy, ArrayRef<SDValue> Ops,
|
| H A D | HexagonISelLoweringHVX.cpp | 433 HexagonTargetLowering::getInt(unsigned IntId, MVT ResTy, ArrayRef<SDValue> Ops, in getInt() argument 436 IntOps.push_back(DAG.getConstant(IntId, dl, MVT::i32)); in getInt()
|