Home
last modified time | relevance | path

Searched refs:ttbr (Results 1 – 25 of 25) sorted by relevance

/linux-6.15/arch/arm64/include/asm/
H A Dmmu_context.h45 unsigned long ttbr = phys_to_ttbr(__pa_symbol(reserved_pg_dir)); in cpu_set_reserved_ttbr0_nosync() local
47 write_sysreg(ttbr, ttbr0_el1); in cpu_set_reserved_ttbr0_nosync()
213 u64 ttbr; in update_saved_ttbr0() local
219 ttbr = phys_to_ttbr(__pa_symbol(reserved_pg_dir)); in update_saved_ttbr0()
221 ttbr = phys_to_ttbr(virt_to_phys(mm->pgd)) | ASID(mm) << 48; in update_saved_ttbr0()
223 WRITE_ONCE(task_thread_info(tsk)->ttbr0, ttbr); in update_saved_ttbr0()
H A Dassembler.h584 .macro offset_ttbr1, ttbr, tmp
589 orr \tmp, \ttbr, #TTBR1_BADDR_4852_OFFSET
590 csel \ttbr, \tmp, \ttbr, eq
601 .macro phys_to_ttbr, ttbr, phys
603 orr \ttbr, \phys, \phys, lsr #46
604 and \ttbr, \ttbr, #TTBR_BADDR_MASK_52
606 mov \ttbr, \phys
H A Duaccess.h61 unsigned long flags, ttbr; in __uaccess_ttbr0_disable() local
64 ttbr = read_sysreg(ttbr1_el1); in __uaccess_ttbr0_disable()
65 ttbr &= ~TTBR_ASID_MASK; in __uaccess_ttbr0_disable()
67 write_sysreg(ttbr - RESERVED_SWAPPER_OFFSET, ttbr0_el1); in __uaccess_ttbr0_disable()
69 write_sysreg(ttbr, ttbr1_el1); in __uaccess_ttbr0_disable()
/linux-6.15/arch/arm/include/asm/
H A Dproc-fns.h158 u64 ttbr; \
160 : "=r" (ttbr)); \
161 ttbr; \
/linux-6.15/drivers/gpu/drm/msm/
H A Dmsm_iommu.c27 phys_addr_t ttbr; member
173 phys_addr_t *ttbr, int *asid) in msm_iommu_pagetable_params() argument
182 if (ttbr) in msm_iommu_pagetable_params()
183 *ttbr = pagetable->ttbr; in msm_iommu_pagetable_params()
331 pagetable->ttbr = ttbr0_cfg.arm_lpae_s1_cfg.ttbr; in msm_iommu_pagetable_create()
H A Dmsm_mmu.h56 int msm_iommu_pagetable_params(struct msm_mmu *mmu, phys_addr_t *ttbr,
/linux-6.15/include/linux/
H A Dio-pgtable.h135 u64 ttbr; member
161 u32 ttbr; member
173 u64 ttbr[4]; member
/linux-6.15/drivers/iommu/arm/arm-smmu/
H A Darm-smmu.c541 cb->ttbr[0] = pgtbl_cfg->arm_v7s_cfg.ttbr; in arm_smmu_init_context_bank()
542 cb->ttbr[1] = 0; in arm_smmu_init_context_bank()
544 cb->ttbr[0] = FIELD_PREP(ARM_SMMU_TTBRn_ASID, in arm_smmu_init_context_bank()
546 cb->ttbr[1] = FIELD_PREP(ARM_SMMU_TTBRn_ASID, in arm_smmu_init_context_bank()
550 cb->ttbr[1] |= pgtbl_cfg->arm_lpae_s1_cfg.ttbr; in arm_smmu_init_context_bank()
552 cb->ttbr[0] |= pgtbl_cfg->arm_lpae_s1_cfg.ttbr; in arm_smmu_init_context_bank()
555 cb->ttbr[0] = pgtbl_cfg->arm_lpae_s2_cfg.vttbr; in arm_smmu_init_context_bank()
630 arm_smmu_cb_write(smmu, idx, ARM_SMMU_CB_TTBR0, cb->ttbr[0]); in arm_smmu_write_context_bank()
631 arm_smmu_cb_write(smmu, idx, ARM_SMMU_CB_TTBR1, cb->ttbr[1]); in arm_smmu_write_context_bank()
633 arm_smmu_cb_writeq(smmu, idx, ARM_SMMU_CB_TTBR0, cb->ttbr[0]); in arm_smmu_write_context_bank()
[all …]
H A Darm-smmu-qcom.c233 cb->ttbr[0] = FIELD_PREP(ARM_SMMU_TTBRn_ASID, cb->cfg->asid); in qcom_adreno_smmu_set_ttbr0_cfg()
245 cb->ttbr[0] = pgtbl_cfg->arm_lpae_s1_cfg.ttbr; in qcom_adreno_smmu_set_ttbr0_cfg()
246 cb->ttbr[0] |= FIELD_PREP(ARM_SMMU_TTBRn_ASID, cb->cfg->asid); in qcom_adreno_smmu_set_ttbr0_cfg()
H A Darm-smmu.h366 u64 ttbr[2]; member
H A Dqcom_iommu.c281 pgtbl_cfg.arm_lpae_s1_cfg.ttbr | in qcom_iommu_init_domain()
/linux-6.15/arch/arm64/kernel/pi/
H A Dmap_kernel.c135 static void noinline __section(".idmap.text") set_ttbr0_for_lpa2(u64 ttbr) in set_ttbr0_for_lpa2() argument
156 :: "r"(sctlr & ~SCTLR_ELx_M), "r"(ttbr), "r"(tcr), "r"(sctlr)); in set_ttbr0_for_lpa2()
/linux-6.15/drivers/gpu/drm/msm/adreno/
H A Da6xx_preempt.c339 phys_addr_t ttbr; in preempt_init_ring() local
379 msm_iommu_pagetable_params(gpu->aspace->mmu, &ttbr, &asid); in preempt_init_ring()
382 smmu_info_ptr->ttbr0 = ttbr; in preempt_init_ring()
H A Da6xx_gpu.c116 phys_addr_t ttbr; in a6xx_set_pagetable() local
123 if (msm_iommu_pagetable_params(ctx->aspace->mmu, &ttbr, &asid)) in a6xx_set_pagetable()
148 OUT_RING(ring, CP_SMMU_TABLE_UPDATE_0_TTBR0_LO(lower_32_bits(ttbr))); in a6xx_set_pagetable()
151 CP_SMMU_TABLE_UPDATE_1_TTBR0_HI(upper_32_bits(ttbr)) | in a6xx_set_pagetable()
163 OUT_RING(ring, lower_32_bits(ttbr)); in a6xx_set_pagetable()
164 OUT_RING(ring, upper_32_bits(ttbr)); in a6xx_set_pagetable()
/linux-6.15/drivers/iommu/
H A Dapple-dart.c147 #define DART_TTBR(dart, sid, idx) ((dart)->hw->ttbr + \
181 u64 ttbr; member
568 pgtbl_cfg->apple_dart_cfg.ttbr[i]); in apple_dart_setup_translation()
1221 .ttbr = DART_T8020_TTBR,
1247 .ttbr = DART_T8020_USB4_TTBR,
1273 .ttbr = DART_T8020_TTBR,
1298 .ttbr = DART_T8110_TTBR,
H A Dipmmu-vmsa.c366 u64 ttbr; in ipmmu_domain_setup_context() local
370 ttbr = domain->cfg.arm_lpae_s1_cfg.ttbr; in ipmmu_domain_setup_context()
371 ipmmu_ctx_write_root(domain, IMTTLBR0, ttbr); in ipmmu_domain_setup_context()
372 ipmmu_ctx_write_root(domain, IMTTUBR0, ttbr >> 32); in ipmmu_domain_setup_context()
H A Dio-pgtable-arm-v7s.c755 cfg->arm_v7s_cfg.ttbr = paddr | upper_32_bits(paddr); in arm_v7s_alloc_pgtable()
757 cfg->arm_v7s_cfg.ttbr = paddr | ARM_V7S_TTBR_S | in arm_v7s_alloc_pgtable()
H A Dio-pgtable-dart.c419 cfg->apple_dart_cfg.ttbr[i] = virt_to_phys(data->pgd[i]); in apple_dart_alloc_pgtable()
H A Dmsm_iommu.c274 SET_TTBR0(base, ctx, priv->cfg.arm_v7s_cfg.ttbr); in __program_context()
H A Dmtk_iommu.c756 writel(dom->cfg.arm_v7s_cfg.ttbr, bank->base + REG_MMU_PT_BASE_ADDR); in mtk_iommu_attach_device()
1497 writel(m4u_dom->cfg.arm_v7s_cfg.ttbr, base + REG_MMU_PT_BASE_ADDR); in mtk_iommu_runtime_resume()
H A Dio-pgtable-arm.c1057 cfg->arm_lpae_s1_cfg.ttbr = virt_to_phys(data->pgd); in arm_64_lpae_alloc_pgtable_s1()
/linux-6.15/arch/arm64/kvm/
H A Dat.c151 u64 hcr, sctlr, tcr, tg, ps, ia_bits, ttbr; in setup_s1_walk() local
173 ttbr = (va55 ? in setup_s1_walk()
181 ttbr = (va55 ? in setup_s1_walk()
337 wi->baddr = ttbr & TTBRx_EL1_BADDR; in setup_s1_walk()
/linux-6.15/drivers/iommu/arm/arm-smmu-v3/
H A Darm-smmu-v3-test.c465 io_pgtable.cfg.arm_lpae_s1_cfg.ttbr = 0xdaedbeefdeadbeefULL; in arm_smmu_test_make_s1_cd()
H A Darm-smmu-v3.c1411 target->data[1] = cpu_to_le64(pgtbl_cfg->arm_lpae_s1_cfg.ttbr & in arm_smmu_make_s1_cd()
/linux-6.15/drivers/gpu/drm/panthor/
H A Dpanthor_mmu.c767 transtab = cfg->arm_lpae_s1_cfg.ttbr; in panthor_vm_active()