Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h5466 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_5_0_offset.h12314 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_5_1_offset.h12293 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_2_1_offset.h5014 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_1_4_offset.h13380 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_1_2_offset.h6713 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_2_0_offset.h5015 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_1_5_offset.h6472 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_4_1_0_offset.h5554 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R … macro
H A Ddcn_3_1_6_offset.h6933 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R … macro