Home
last modified time | relevance | path

Searched refs:regDSCL1_DSCL_MEM_PWR_CTRL (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h4090 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_5_0_offset.h4989 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_5_1_offset.h4968 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_2_1_offset.h3742 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_1_4_offset.h5428 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_1_2_offset.h4519 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_2_0_offset.h3743 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_1_5_offset.h4278 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_4_1_0_offset.h3935 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_1_6_offset.h4739 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro