Home
last modified time | relevance | path

Searched refs:regDSCL1_DSCL_CONTROL_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h4039 #define regDSCL1_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h4938 #define regDSCL1_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h4917 #define regDSCL1_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3691 #define regDSCL1_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h5377 #define regDSCL1_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h4468 #define regDSCL1_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h3692 #define regDSCL1_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h4227 #define regDSCL1_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h3884 #define regDSCL1_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4688 #define regDSCL1_DSCL_CONTROL_BASE_IDX … macro