Searched refs:regCP_INT_CNTL_RING0 (Results 1 – 9 of 9) sorted by relevance
| /linux-6.15/drivers/gpu/drm/amd/amdgpu/ |
| H A D | gfx_v9_4_3.c | 1464 tmp = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_INT_CNTL_RING0); in gfx_v9_4_3_xcc_enable_gui_idle_interrupt()
1470 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_INT_CNTL_RING0, tmp); in gfx_v9_4_3_xcc_enable_gui_idle_interrupt()
|
| H A D | gfx_v12_0.c | 1768 return SOC15_REG_OFFSET(GC, 0, regCP_INT_CNTL_RING0); in gfx_v12_0_get_cpg_int_cntl()
4634 cp_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, regCP_INT_CNTL_RING0); in gfx_v12_0_set_gfx_eop_interrupt_state()
|
| H A D | gfx_v11_0.c | 2090 return SOC15_REG_OFFSET(GC, 0, regCP_INT_CNTL_RING0); in gfx_v11_0_get_cpg_int_cntl()
6172 cp_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, regCP_INT_CNTL_RING0); in gfx_v11_0_set_gfx_eop_interrupt_state()
|
| /linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_4_2_offset.h | 437 #define regCP_INT_CNTL_RING0 … macro
|
| H A D | gc_9_4_3_offset.h | 2890 #define regCP_INT_CNTL_RING0 … macro
|
| H A D | gc_11_5_0_offset.h | 3179 #define regCP_INT_CNTL_RING0 … macro
|
| H A D | gc_12_0_0_offset.h | 3528 #define regCP_INT_CNTL_RING0 … macro
|
| H A D | gc_11_0_0_offset.h | 4198 #define regCP_INT_CNTL_RING0 … macro
|
| H A D | gc_11_0_3_offset.h | 4416 #define regCP_INT_CNTL_RING0 … macro
|