Home
last modified time | relevance | path

Searched refs:mmDSCL1_DSCL_MEM_PWR_CTRL (Results 1 – 8 of 8) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_1_offset.h2041 #define mmDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_0_3_offset.h3297 #define mmDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_0_1_offset.h4108 #define mmDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_2_1_0_offset.h3996 #define mmDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_1_0_offset.h4046 #define mmDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_0_2_offset.h4653 #define mmDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_2_0_0_offset.h4934 #define mmDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_0_0_offset.h4704 #define mmDSCL1_DSCL_MEM_PWR_CTRL … macro