Home
last modified time | relevance | path

Searched refs:mmDSCC2_DSCC_INTERRUPT_CONTROL_STATUS (Results 1 – 5 of 5) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_1_offset.h9868 #define mmDSCC2_DSCC_INTERRUPT_CONTROL_STATUS macro
H A Ddcn_2_1_0_offset.h11776 #define mmDSCC2_DSCC_INTERRUPT_CONTROL_STATUS macro
H A Ddcn_3_0_2_offset.h11908 #define mmDSCC2_DSCC_INTERRUPT_CONTROL_STATUS macro
H A Ddcn_2_0_0_offset.h13906 #define mmDSCC2_DSCC_INTERRUPT_CONTROL_STATUS macro
H A Ddcn_3_0_0_offset.h13072 #define mmDSCC2_DSCC_INTERRUPT_CONTROL_STATUS macro