Home
last modified time | relevance | path

Searched refs:mmCP_HQD_PIPE_PRIORITY (Results 1 – 12 of 12) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h572 #define mmCP_HQD_PIPE_PRIORITY 0x324a macro
H A Dgfx_7_2_d.h585 #define mmCP_HQD_PIPE_PRIORITY 0x324a macro
H A Dgfx_8_0_d.h635 #define mmCP_HQD_PIPE_PRIORITY 0x324a macro
H A Dgfx_8_1_d.h635 #define mmCP_HQD_PIPE_PRIORITY 0x324a macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2829 #define mmCP_HQD_PIPE_PRIORITY … macro
H A Dgc_9_1_offset.h3057 #define mmCP_HQD_PIPE_PRIORITY … macro
H A Dgc_9_2_1_offset.h3013 #define mmCP_HQD_PIPE_PRIORITY … macro
H A Dgc_10_1_0_offset.h5313 #define mmCP_HQD_PIPE_PRIORITY … macro
H A Dgc_10_3_0_offset.h4946 #define mmCP_HQD_PIPE_PRIORITY … macro
/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v7_0.c2932 mqd->cp_hqd_pipe_priority = RREG32(mmCP_HQD_PIPE_PRIORITY); in gfx_v7_0_mqd_init()
H A Dgfx_v9_0.c246 SOC15_REG_ENTRY_STR(GC, 0, mmCP_HQD_PIPE_PRIORITY),
H A Dgfx_v10_0.c388 SOC15_REG_ENTRY_STR(GC, 0, mmCP_HQD_PIPE_PRIORITY),