Searched refs:TRCSSCSRn (Results 1 – 5 of 5) sorted by relevance
| /linux-6.15/drivers/hwtracing/coresight/ |
| H A D | coresight-etm4x.h | 79 #define TRCSSCSRn(n) (0x2A0 + (n * 4)) macro 368 CASE_##op((val), TRCSSCSRn(0)) \ 369 CASE_##op((val), TRCSSCSRn(1)) \ 370 CASE_##op((val), TRCSSCSRn(2)) \ 371 CASE_##op((val), TRCSSCSRn(3)) \ 372 CASE_##op((val), TRCSSCSRn(4)) \ 373 CASE_##op((val), TRCSSCSRn(5)) \ 374 CASE_##op((val), TRCSSCSRn(6)) \ 375 CASE_##op((val), TRCSSCSRn(7)) \
|
| H A D | coresight-etm4x-cfg.c | 89 CHECKREGIDX(TRCSSCSRn(0), ss_status, idx, off_mask); in etm4_cfg_map_reg_offset()
|
| H A D | coresight-etm4x-core.c | 512 etm4x_relaxed_write32(csa, config->ss_status[i], TRCSSCSRn(i)); in etm4_enable_hw() 950 etm4x_relaxed_read32(csa, TRCSSCSRn(i)); in etm4_disable_hw() 1352 etm4x_relaxed_read32(csa, TRCSSCSRn(i)); in etm4_init_arch_data() 1803 state->trcsscsr[i] = etm4x_read32(csa, TRCSSCSRn(i)); in __etm4_cpu_save() 1935 etm4x_relaxed_write32(csa, state->trcsscsr[i], TRCSSCSRn(i)); in __etm4_cpu_restore()
|
| /linux-6.15/arch/arm64/kvm/ |
| H A D | emulate-nested.c | 1601 SR_FGT(SYS_TRCSSCSR(0), HDFGRTR, TRCSSCSRn, 1), 1602 SR_FGT(SYS_TRCSSCSR(1), HDFGRTR, TRCSSCSRn, 1), 1603 SR_FGT(SYS_TRCSSCSR(2), HDFGRTR, TRCSSCSRn, 1), 1604 SR_FGT(SYS_TRCSSCSR(3), HDFGRTR, TRCSSCSRn, 1), 1605 SR_FGT(SYS_TRCSSCSR(4), HDFGRTR, TRCSSCSRn, 1), 1606 SR_FGT(SYS_TRCSSCSR(5), HDFGRTR, TRCSSCSRn, 1), 1607 SR_FGT(SYS_TRCSSCSR(6), HDFGRTR, TRCSSCSRn, 1), 1608 SR_FGT(SYS_TRCSSCSR(7), HDFGRTR, TRCSSCSRn, 1),
|
| /linux-6.15/arch/arm64/tools/ |
| H A D | sysreg | 2759 Field 46 TRCSSCSRn 2823 Field 46 TRCSSCSRn
|