Home
last modified time | relevance | path

Searched refs:PRIV_REG_INT_ENABLE (Results 1 – 8 of 8) sorted by relevance

/linux-6.15/drivers/gpu/drm/radeon/
H A Dcikd.h1335 # define PRIV_REG_INT_ENABLE (1 << 23) macro
1368 # define PRIV_REG_INT_ENABLE (1 << 23) macro
H A Dcik.c7039 cp_int_cntl |= PRIV_INSTR_INT_ENABLE | PRIV_REG_INT_ENABLE; in cik_irq_set()
/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_4_3.c3109 PRIV_REG_INT_ENABLE, in gfx_v9_4_3_set_priv_reg_fault_state()
3119 PRIV_REG_INT_ENABLE, in gfx_v9_4_3_set_priv_reg_fault_state()
H A Dgfx_v12_0.c4821 PRIV_REG_INT_ENABLE, in gfx_v12_0_set_priv_reg_fault_state()
4835 PRIV_REG_INT_ENABLE, in gfx_v12_0_set_priv_reg_fault_state()
H A Dgfx_v11_0.c6368 PRIV_REG_INT_ENABLE, in gfx_v11_0_set_priv_reg_fault_state()
6382 PRIV_REG_INT_ENABLE, in gfx_v11_0_set_priv_reg_fault_state()
H A Dgfx_v9_0.c6058 PRIV_REG_INT_ENABLE, in gfx_v9_0_set_priv_reg_fault_state()
6068 PRIV_REG_INT_ENABLE, in gfx_v9_0_set_priv_reg_fault_state()
H A Dgfx_v10_0.c9225 PRIV_REG_INT_ENABLE, in gfx_v10_0_set_priv_reg_fault_state()
9239 PRIV_REG_INT_ENABLE, in gfx_v10_0_set_priv_reg_fault_state()
H A Dgfx_v8_0.c6471 WREG32_FIELD(CP_INT_CNTL_RING0, PRIV_REG_INT_ENABLE, in gfx_v8_0_set_priv_reg_fault_state()