| /linux-6.15/drivers/acpi/pmic/ |
| H A D | Kconfig | 4 bool "PMIC (Power Management Integrated Circuit) operation region support"
7 region of the PMIC chip. The operation region can be used
9 PMIC chip.
14 bool "ACPI operation region support for Bay Trail Crystal Cove PMIC"
18 version of the Crystal Cove PMIC.
25 version of the Crystal Cove PMIC.
28 bool "ACPI operation region support for XPower AXP288 PMIC"
34 bool "ACPI operation region support for BXT WhiskeyCove PMIC"
40 bool "ACPI operation region support for CHT Whiskey Cove PMIC"
46 bool "ACPI operation region support for Dollar Cove TI PMIC"
[all …]
|
| /linux-6.15/drivers/spmi/ |
| H A D | Kconfig | 10 and Power Management Integrated Circuits (PMIC).
20 built-in SPMI PMIC Arbiter interface on Hisilicon 3670
24 tristate "Qualcomm MSM SPMI Controller (PMIC Arbiter)"
31 built-in SPMI PMIC Arbiter interface on Qualcomm MSM family
38 tristate "Mediatek SPMI Controller (PMIC Arbiter)"
42 built-in SPMI PMIC Arbiter interface on Mediatek family
|
| /linux-6.15/Documentation/devicetree/bindings/mfd/ |
| H A D | hisilicon,hi655x.txt | 1 Hisilicon Hi655x Power Management Integrated Circuit (PMIC)
3 The hardware layout for access PMIC Hi655x from AP SoC Hi6220.
4 Between PMIC Hi655x and Hi6220, the physical signal channel is SSI.
16 - reg: Base address of PMIC on Hi6220 SoC.
18 - pmic-gpios: The GPIO used by PMIC IRQ.
|
| H A D | ti,tps6594.yaml | 33 Identify the primary PMIC on SPMI bus.
34 A multi-PMIC synchronization scheme is implemented in the PMIC device
35 to synchronize the power state changes with other PMIC devices. This is
36 accomplished through a SPMI bus: the primary PMIC is the controller
|
| /linux-6.15/drivers/regulator/ |
| H A D | Kconfig | 146 signal AB8500 PMIC
179 AS3711 PMIC
210 AXP20X PMIC.
319 DA9053-AA/Bx PMIC.
778 PMIC.
786 PMIC.
996 PCAP2 PMIC.
1150 PMIC RC5T583.
1354 SC2731 PMIC.
1434 PMIC chips.
[all …]
|
| /linux-6.15/Documentation/devicetree/bindings/regulator/ |
| H A D | rohm,bd71815-regulator.yaml | 16 The regulator controller is represented as a sub-node of the PMIC node
56 PMIC "RUN" state voltage in uV when PMIC HW states are used. See
68 when PMIC transitions to SNVS.SNVS voltage depends on the previous
69 state (from which the PMIC transitioned to SNVS).
76 PMIC "SUSPEND" state voltage in uV when PMIC HW states are used. See
85 PMIC "LPSR" state voltage in uV when PMIC HW states are used. See
|
| H A D | rohm,bd71847-regulator.yaml | 23 voltage monitoring for LDO5/LDO6 can cause PMIC to reset.
61 PMIC default "RUN" state voltage in uV. See below table for
69 PMIC default "IDLE" state voltage in uV. See below table for
77 PMIC default "SUSPEND" state voltage in uV. See below table for
91 # BD718(47/50) power outputs can either be controlled by the PMIC internal
94 # PMIC HW state machine) - then you should set this property.
96 # regulator (other than invoking a PMIC state change).
100 PMIC hardware state machine.
|
| H A D | rohm,bd96801-regulator.yaml | 16 The regulator controller is represented as a sub-node of the PMIC node
34 this value. NOTE, This can be modified via I2C only when PMIC is in
51 this value. NOTE, This can be modified via I2C only when PMIC is in
58 Keep the regulator powered when PMIC transitions to STBY state.
|
| H A D | rohm,bd71837-regulator.yaml | 24 cause PMIC to reset.
62 PMIC default "RUN" state voltage in uV. See below table for
70 PMIC default "IDLE" state voltage in uV. See below table for
78 PMIC default "SUSPEND" state voltage in uV. See below table for
96 # BD71837 power outputs can either be controlled by the PMIC internal
99 # PMIC HW state machine) - then you should set this property.
101 # regulator (other than invoking a PMIC state change).
105 PMIC hardware state machine.
|
| H A D | rohm,bd71828-regulator.yaml | 16 The regulator controller is represented as a sub-node of the PMIC node
53 PMIC default "RUN" state voltage in uV. See below table for
61 PMIC default "IDLE" state voltage in uV. See below table for
69 PMIC default "SUSPEND" state voltage in uV. See below table for
77 PMIC default "LPSR" state voltage in uV. See below table for
|
| /linux-6.15/Documentation/devicetree/bindings/iio/adc/ |
| H A D | mediatek,mt6359-auxadc.yaml | 7 title: MediaTek MT6350 series PMIC AUXADC
14 in some MediaTek PMICs, performing various PMIC related measurements
15 such as battery and PMIC internal voltage regulators temperatures,
17 other than voltages for various PMIC internal components.
|
| H A D | motorola,cpcap-adc.yaml | 7 title: Motorola CPCAP PMIC ADC
13 On Motorola phones like droid 4 there is a custom CPCAP PMIC. This PMIC
|
| H A D | qcom,spmi-iadc.yaml | 7 title: Qualcomm's SPMI PMIC current ADC
13 QPNP PMIC current ADC (IADC) provides interface to clients to read current.
28 description: IADC base address in the SPMI PMIC register map
|
| /linux-6.15/Documentation/devicetree/bindings/soc/mediatek/ |
| H A D | mediatek,pwrap.yaml | 7 title: Mediatek PMIC Wrapper
14 On MediaTek SoCs the PMIC is connected via SPI. The SPI master interface
15 is not directly visible to the CPU, but only through the PMIC wrapper
16 inside the SoC. The communication between the SoC and the PMIC can
22 On MT8135 the pins of some SoC internal peripherals can be on the PMIC.
61 - description: PMIC wrapper registers
92 - description: PMIC wrapper reset
|
| /linux-6.15/Documentation/devicetree/bindings/sound/ |
| H A D | mt6351.txt | 3 The communication between MT6351 and SoC is through Mediatek PMIC wrapper.
4 For more detail, please visit Mediatek PMIC wrapper documentation.
6 Must be a child node of PMIC wrapper.
|
| H A D | mt6358.txt | 3 The communication between MT6358 and SoC is through Mediatek PMIC wrapper.
4 For more detail, please visit Mediatek PMIC wrapper documentation.
6 Must be a child node of PMIC wrapper.
|
| /linux-6.15/Documentation/devicetree/bindings/spmi/ |
| H A D | qcom,spmi-pmic-arb.yaml | 7 title: Qualcomm SPMI Controller (PMIC Arbiter)
13 The SPMI PMIC Arbiter is found on Snapdragon chipsets. It is an SPMI
17 The PMIC Arbiter can also act as an interrupt controller, providing interrupts
86 which of the PMIC Arb provided channels to use for accesses
93 SPMI bus instance. only applicable to PMIC arbiter version 7 and beyond.
|
| H A D | hisilicon,hisi-spmi-controller.yaml | 16 The PMIC part is provided by
48 PMIC properties, which are specific to the used SPMI PMIC device(s).
|
| /linux-6.15/drivers/soc/mediatek/ |
| H A D | Kconfig | 49 tristate "MediaTek PMIC Wrapper Support"
54 Say yes here to add support for MediaTek PMIC Wrapper found
55 on different MediaTek SoCs. The PMIC wrapper is a proprietary
56 hardware to connect the PMIC.
80 driver could apply SVS bank voltage to PMIC/Buck.
|
| /linux-6.15/drivers/clk/sunxi/ |
| H A D | Kconfig | 25 usually needed for the PMIC communication, mostly.
32 Those are usually needed for the PMIC communication,
40 usually needed for the PMIC communication, mostly.
|
| /linux-6.15/Documentation/devicetree/bindings/clock/ |
| H A D | qcom,spmi-clkdiv.yaml | 7 title: Qualcomm SPMI PMIC clock divider
14 Qualcomm SPMI PMIC clock divider configures the clock frequency of a set of
15 outputs on the PMIC. These clocks are typically wired through alternate
|
| /linux-6.15/Documentation/devicetree/bindings/thermal/ |
| H A D | qcom,spmi-temp-alarm.yaml | 7 title: Qualcomm QPNP PMIC Temperature Alarm
13 QPNP temperature alarm peripherals are found inside of Qualcomm PMIC chips
15 interrupt signal and status register to identify high PMIC die temperature.
|
| /linux-6.15/Documentation/ABI/testing/ |
| H A D | sysfs-driver-bd9571mwv-regulator | 12 PMIC will be configured only during system suspend.
16 1. Configure PMIC for backup mode, to change the role of
31 BD9571MWV PMIC.
|
| /linux-6.15/Documentation/hwmon/ |
| H A D | sy7636a-hwmon.rst | 8 * Silergy SY7636A PMIC
15 the Silergy SY7636A PMIC.
|
| /linux-6.15/drivers/platform/x86/intel/int3472/ |
| H A D | Kconfig | 18 it maps to a TPS68470 camera PMIC. On machines designed for Windows,
19 it maps to either a TP68470 camera PMIC, a uP6641Q sensor PMIC, or a
|