Home
last modified time | relevance | path

Searched refs:MUX_CFG (Results 1 – 6 of 6) sorted by relevance

/linux-6.15/arch/arm/mach-davinci/
H A Dda830.c45 MUX_CFG(DA830, GPIO7_14, 0, 0, 0xf, 1, false)
46 MUX_CFG(DA830, RTCK, 0, 0, 0xf, 8, false)
47 MUX_CFG(DA830, GPIO7_15, 0, 4, 0xf, 1, false)
48 MUX_CFG(DA830, EMU_0, 0, 4, 0xf, 8, false)
49 MUX_CFG(DA830, EMB_SDCKE, 0, 8, 0xf, 1, false)
51 MUX_CFG(DA830, EMB_CLK, 0, 12, 0xf, 2, false)
56 MUX_CFG(DA830, EMB_BA_1, 1, 0, 0xf, 1, false)
57 MUX_CFG(DA830, EMB_BA_0, 1, 4, 0xf, 1, false)
58 MUX_CFG(DA830, EMB_A_0, 1, 8, 0xf, 1, false)
64 MUX_CFG(DA830, GPIO7_0, 1, 0, 0xf, 8, false)
[all …]
H A Dda850.c62 MUX_CFG(DA850, I2C0_SCL, 4, 8, 15, 2, false)
64 MUX_CFG(DA850, MII_TXEN, 2, 4, 15, 8, false)
80 MUX_CFG(DA850, MDIO_D, 4, 4, 15, 8, false)
90 MUX_CFG(DA850, ACLKR, 0, 0, 15, 1, false)
91 MUX_CFG(DA850, ACLKX, 0, 4, 15, 1, false)
92 MUX_CFG(DA850, AFSR, 0, 8, 15, 1, false)
93 MUX_CFG(DA850, AFSX, 0, 12, 15, 1, false)
96 MUX_CFG(DA850, AMUTE, 0, 24, 15, 1, false)
105 MUX_CFG(DA850, AXR_7, 2, 0, 15, 1, false)
106 MUX_CFG(DA850, AXR_6, 2, 4, 15, 1, false)
[all …]
H A Dmux.h663 #define MUX_CFG(soc, desc, muxreg, mode_offset, mode_mask, mux_mode, dbg)\ macro
/linux-6.15/arch/arm/mach-omap1/
H A Dmux.c30 MUX_CFG("UART1_TX", 9, 21, 1, 2, 3, 0, NA, 0, 0)
31 MUX_CFG("UART1_RTS", 9, 12, 1, 2, 0, 0, NA, 0, 0)
34 MUX_CFG("UART2_TX", C, 27, 1, 3, 3, 0, NA, 0, 0)
35 MUX_CFG("UART2_RX", C, 18, 0, 3, 1, 1, NA, 0, 0)
36 MUX_CFG("UART2_CTS", C, 21, 0, 3, 1, 1, NA, 0, 0)
37 MUX_CFG("UART2_RTS", C, 24, 1, 3, 2, 0, NA, 0, 0)
40 MUX_CFG("UART3_TX", 6, 0, 1, 0, 30, 0, NA, 0, 0)
41 MUX_CFG("UART3_RX", 6, 3, 0, 0, 31, 1, NA, 0, 0)
42 MUX_CFG("UART3_CTS", 5, 12, 2, 0, 24, 0, NA, 0, 0)
49 MUX_CFG("PWT", 6, 0, 2, 0, 30, 0, NA, 0, 0)
[all …]
H A Dmux.h75 #define MUX_CFG(desc, mux_reg, mode_offset, mode, \ macro
/linux-6.15/drivers/clk/stm32/
H A Dclk-stm32mp25.c199 #define MUX_CFG(id, _offset, _shift, _witdh) \ macro
207 MUX_CFG(MUX_ADC12, RCC_ADC12CFGR, 12, 1),
208 MUX_CFG(MUX_ADC3, RCC_ADC3CFGR, 12, 2),
209 MUX_CFG(MUX_DSIBLANE, RCC_DSICFGR, 12, 1),
210 MUX_CFG(MUX_DSIPHY, RCC_DSICFGR, 15, 1),
211 MUX_CFG(MUX_DTS, RCC_DTSCFGR, 12, 2),
212 MUX_CFG(MUX_LVDSPHY, RCC_LVDSCFGR, 15, 1),
213 MUX_CFG(MUX_MCO1, RCC_MCO1CFGR, 0, 1),
214 MUX_CFG(MUX_MCO2, RCC_MCO2CFGR, 0, 1),
215 MUX_CFG(MUX_USB2PHY1, RCC_USB2PHY1CFGR, 15, 1),
[all …]