Home
last modified time | relevance | path

Searched refs:Loop (Results 1 – 25 of 34) sorted by relevance

12

/linux-6.15/arch/arc/lib/
H A Dstrchr-700.S41 breq r7,0,.Loop ; For speed, we want this branch to be unaligned.
45 breq r12,0,.Loop ; For speed, we want this branch to be unaligned.
57 .Loop: label
67 breq r7,0,.Loop /* ... so that this branch is unaligned. */
H A Dstrlen.S43 .Loop: label
53 breq r12,0,.Loop
/linux-6.15/drivers/iio/frequency/
H A DKconfig6 # Phase-Locked Loop (PLL) frequency synthesizers
27 # Phase-Locked Loop (PLL) frequency synthesizers
30 menu "Phase-Locked Loop (PLL) frequency synthesizers"
/linux-6.15/arch/xtensa/lib/
H A Dstrnlen_user.S71 .Loop: label
79 blt a4, a10, .Loop
/linux-6.15/net/batman-adv/
H A DKconfig35 bool "Bridge Loop Avoidance"
40 This option enables BLA (Bridge Loop Avoidance), a mechanism
/linux-6.15/include/sound/
H A Dwavefront.h380 u8 Loop:1; member
404 u8 Loop:1; member
/linux-6.15/fs/affs/
H A DKconfig20 If you want to do this, you will also need to say Y or M to "Loop
/linux-6.15/Documentation/hwmon/
H A Dmp2993.rst23 MP2993 Dual Loop Digital Multi-phase Controller.
/linux-6.15/tools/power/pm-graph/config/
H A Dexample.cfg101 # Call Loop Max Gap (dev mode only)
105 # Call Loop Max Length (dev mode only)
/linux-6.15/Documentation/networking/
H A Dnapi.rst413 Loop 2 can take control from Loop 1, if ``gro_flush_timeout`` and
419 During busy periods, ``irq-suspend-timeout`` is used as timer in Loop 2,
420 which essentially tilts network processing in favour of Loop 3.
422 If ``gro_flush_timeout`` and ``napi_defer_hard_irqs`` are not set, Loop 3
423 cannot take control from Loop 1.
/linux-6.15/Documentation/trace/coresight/
H A Dcoresight-perf.rst97 CoreSight / ASM Pure Loop
99 CoreSight / Thread Loop 10 Threads - Check TID
/linux-6.15/drivers/hwmon/pmbus/
H A DKconfig344 MP2856 MP2857 Dual Loop Digital Multi-Phase Controller.
362 MP2891 Dual Loop Digital Multi-Phase Controller.
371 MP2975 Dual Loop Digital Multi-Phase Controller.
380 MP2993 Dual Loop Digital Multi-Phase Controller.
390 Dual Loop Digital Multi-Phase Controller.
/linux-6.15/Documentation/ABI/testing/
H A Ddebugfs-driver-dcc95 iv) Loop instruction
/linux-6.15/Documentation/userspace-api/media/v4l/
H A Dext-ctrls-codec-stateless.rst1178 - See :ref:`Loop Filter Flags <vp8_loop_filter_flags>`
1182 ``Loop Filter Flags``
1923 - Loop filter segment feature.
2026 See :ref:`Loop Filter Flags <vp9_loop_filter_flags>`.
2034 ``Loop Filter Flags``
3300 AV1 Loop Restoration as described in section 6.10.15 "Loop restoration params
3334 ``AV1 Loop Restoration Flags``
3490 AV1 Loop filter params as defined in section 6.8.10 "Loop filter semantics" of
3535 ``AV1 Loop Filter Flags``
3821 - Loop filter params
[all …]
H A Dext-ctrls-codec.rst1099 Loop filter mode for H264 encoder. Possible values are:
1112 - Loop filter is enabled.
1114 - Loop filter is disabled.
1116 - Loop filter is disabled at the slice boundary.
1124 Loop filter alpha coefficient, defined in the H264 standard.
1131 Loop filter beta coefficient, defined in the H264 standard.
2503 Loop filter mode for HEVC encoder. Possible values are:
2516 - Loop filter is disabled.
2518 - Loop filter is enabled.
2520 - Loop filter is disabled at the slice boundary.
/linux-6.15/Documentation/hid/
H A Damd-sfh-hid.rst96 | | | Loop(for No of Sensors) | |
/linux-6.15/Documentation/sound/cards/
H A Dcmipci.rst165 IEC958 Loop
201 "IEC958 Loop". The switches are resumed after closing the SPDIF PCM
/linux-6.15/arch/x86/crypto/
H A Dsm3-avx-asm_64.S366 .Loop: label
497 jne .Loop;
/linux-6.15/arch/powerpc/crypto/
H A Daes-gcm-p10.S759 # Loop 8x blocks and compute ghash
1037 # Loop 8x blocks and compute ghash
/linux-6.15/arch/arm64/crypto/
H A Dsm3-neon-core.S399 .Loop: label
525 b .Loop
/linux-6.15/arch/arm/crypto/
H A Dsha1-armv7-neon.S326 .Loop: label
596 b .Loop;
/linux-6.15/drivers/scsi/aic7xxx/
H A Daic79xx.reg2747 * 960MHz Phase-Locked Loop Control 0
2774 * 960MHz Phase-Locked Loop Control 1
2815 * 960-MHz Phase-Locked Loop Test Count
2825 * 400-MHz Phase-Locked Loop Control 0
2851 * 400-MHz Phase-Locked Loop Control 1
2873 * 400-MHz Phase-Locked Loop Test Count
/linux-6.15/Documentation/driver-api/
H A Ddpll.rst10 PLL - Phase Locked Loop is an electronic circuit which syntonizes clock
14 DPLL - Digital Phase Locked Loop is an integrated circuit which in
/linux-6.15/Documentation/networking/device_drivers/ethernet/cirrus/
H A Dcs89x0.rst442 * Internal Loop-back Test
444 The Internal Loop Back test insures the adapter's transmitter and
/linux-6.15/Documentation/arch/powerpc/
H A Dpapr_hcalls.rst84 | CTR | Y | Loop Counter |

12