| /linux-6.15/include/dt-bindings/clock/ |
| H A D | rv1108-cru.h | 155 #define HCLK_ISP 336 macro
|
| H A D | rockchip,rk3562-cru.h | 353 #define HCLK_ISP 341 macro
|
| H A D | rk3288-cru.h | 187 #define HCLK_ISP 469 macro
|
| H A D | rk3368-cru.h | 174 #define HCLK_ISP 469 macro
|
| H A D | px30-cru.h | 126 #define HCLK_ISP 250 macro
|
| H A D | rockchip,rk3576-cru.h | 383 #define HCLK_ISP 365 macro
|
| H A D | rockchip,rv1126-cru.h | 285 #define HCLK_ISP 221 macro
|
| H A D | rk3568-cru.h | 275 #define HCLK_ISP 211 macro
|
| /linux-6.15/drivers/clk/rockchip/ |
| H A D | clk-rv1108.c | 479 GATE(HCLK_ISP, "hclk_isp", "hclk_vio_pre", 0,
|
| H A D | clk-rk3368.c | 734 GATE(HCLK_ISP, "hclk_isp", "sclk_isp", 0, RK3368_CLKGATE_CON(16), 14, GFLAGS),
|
| H A D | clk-rk3288.c | 791 GATE(HCLK_ISP, "hclk_isp", "hclk_vio", 0, RK3288_CLKGATE_CON(16), 1, GFLAGS),
|
| H A D | clk-px30.c | 812 GATE(HCLK_ISP, "hclk_isp", "hclk_vi_pre", 0, PX30_CLKGATE_CON(5), 4, GFLAGS),
|
| H A D | clk-rk3562.c | 972 GATE(HCLK_ISP, "hclk_isp", "hclk_vi", 0,
|
| H A D | clk-rk3568.c | 1023 GATE(HCLK_ISP, "hclk_isp", "hclk_vi", 0,
|
| H A D | clk-rk3576.c | 1067 GATE(HCLK_ISP, "hclk_isp", "hclk_vi_root", 0,
|
| /linux-6.15/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3368.dtsi | 665 <&cru HCLK_ISP>,
842 clocks = <&cru ACLK_ISP>, <&cru HCLK_ISP>;
|
| H A D | px30.dtsi | 335 <&cru HCLK_ISP>,
1253 <&cru HCLK_ISP>,
1278 clocks = <&cru ACLK_ISP>, <&cru HCLK_ISP>;
|
| H A D | rk3576.dtsi | 861 <&cru HCLK_ISP>,
|
| /linux-6.15/arch/arm/boot/dts/rockchip/ |
| H A D | rk3288.dtsi | 788 <&cru HCLK_ISP>,
1010 clocks = <&cru ACLK_ISP>, <&cru HCLK_ISP>;
|