Searched refs:GPLL0 (Results 1 – 25 of 109) sorted by relevance
12345
| /linux-6.15/Documentation/devicetree/bindings/clock/ |
| H A D | qcom,mmcc.yaml | 117 - description: MMSS GPLL0 voted clock
118 - description: GPLL0 voted clock
145 - description: MMSS GPLL0 voted clock
146 - description: GPLL0 voted clock
184 - description: MMSS GPLL0 voted clock
185 - description: GPLL0 clock
186 - description: GPLL0 voted clock
|
| H A D | qcom,sm6115-gpucc.yaml | 26 - description: GPLL0 main branch source
27 - description: GPLL0 main div source
|
| H A D | qcom,gpucc-sdm660.yaml | 27 - description: GPLL0 main gpu branch
28 - description: GPLL0 divider gpu branch
|
| H A D | qcom,qcm2290-dispcc.yaml | 26 - description: GPLL0 source from GCC
27 - description: GPLL0 div source from GCC
|
| H A D | qcom,qcm2290-gpucc.yaml | 30 - description: GPLL0 main branch source
31 - description: GPLL0 div branch source
|
| H A D | qcom,sm6375-gpucc.yaml | 26 - description: GPLL0 main branch source
27 - description: GPLL0 div branch source
|
| H A D | qcom,sm8450-gpucc.yaml | 40 - description: GPLL0 main branch source
41 - description: GPLL0 div branch source
|
| H A D | qcom,sdm845-dispcc.yaml | 28 - description: GPLL0 source from GCC
29 - description: GPLL0 div source from GCC
|
| H A D | qcom,gpucc.yaml | 47 - description: GPLL0 main branch source
48 - description: GPLL0 div branch source
|
| H A D | qcom,sm6125-gpucc.yaml | 26 - description: GPLL0 main branch source
|
| H A D | qcom,msm8998-gpucc.yaml | 25 - description: GPLL0 main branch source (gcc_gpu_gpll0_clk_src)
|
| H A D | qcom,sm6375-dispcc.yaml | 28 - description: GPLL0 source from GCC
|
| H A D | qcom,sm6115-dispcc.yaml | 29 - description: GPLL0 DISP DIV clock from GCC
|
| /linux-6.15/Documentation/devicetree/bindings/interconnect/ |
| H A D | qcom,osm-l3.yaml | 67 #define GPLL0 165
74 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
|
| /linux-6.15/include/dt-bindings/clock/ |
| H A D | qcom,gcc-mdm9607.h | 9 #define GPLL0 0 macro
|
| H A D | qcom,gcc-sdx55.h | 10 #define GPLL0 3 macro
|
| H A D | qcom,gcc-sdx65.h | 10 #define GPLL0 0 macro
|
| H A D | qcom,gcc-sdm660.h | 111 #define GPLL0 101 macro
|
| H A D | qcom,gcc-sc7180.h | 11 #define GPLL0 1 macro
|
| H A D | qcom,ipq5424-gcc.h | 10 #define GPLL0 0 macro
|
| H A D | qcom,gcc-sm6350.h | 11 #define GPLL0 0 macro
|
| H A D | qcom,gcc-msm8994.h | 11 #define GPLL0 1 macro
|
| H A D | qcom,gcc-qcm2290.h | 10 #define GPLL0 0 macro
|
| H A D | qcom,gcc-msm8916.h | 9 #define GPLL0 0 macro
|
| /linux-6.15/Documentation/devicetree/bindings/remoteproc/ |
| H A D | qcom,msm8996-mss-pil.yaml | 220 - description: GCC MSS GPLL0 clock
255 - description: GCC MSS GPLL0 clock
292 - description: GCC MSS GPLL0 clock
|
12345