Home
last modified time | relevance | path

Searched refs:GCC_DISP_GPLL0_DIV_CLK_SRC (Results 1 – 25 of 26) sorted by relevance

12

/linux-6.15/include/dt-bindings/clock/
H A Dqcom,gcc-sc7180.h35 #define GCC_DISP_GPLL0_DIV_CLK_SRC 25 macro
H A Dqcom,gcc-qcm2290.h83 #define GCC_DISP_GPLL0_DIV_CLK_SRC 73 macro
H A Dqcom,sm7150-gcc.h35 #define GCC_DISP_GPLL0_DIV_CLK_SRC 23 macro
H A Dqcom,gcc-sm6115.h70 #define GCC_DISP_GPLL0_DIV_CLK_SRC 62 macro
H A Dqcom,qcs615-gcc.h39 #define GCC_DISP_GPLL0_DIV_CLK_SRC 29 macro
H A Dqcom,gcc-sm6125.h112 #define GCC_DISP_GPLL0_DIV_CLK_SRC 103 macro
H A Dqcom,sm6375-gcc.h96 #define GCC_DISP_GPLL0_DIV_CLK_SRC 85 macro
H A Dqcom,gcc-sdm845.h32 #define GCC_DISP_GPLL0_DIV_CLK_SRC 22 macro
/linux-6.15/Documentation/devicetree/bindings/clock/
H A Dqcom,sm6115-dispcc.yaml52 <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>;
H A Dqcom,qcm2290-dispcc.yaml62 <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>,
H A Dqcom,sdm845-dispcc.yaml69 <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>,
H A Dqcom,dispcc-sm6125.yaml90 <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>;
/linux-6.15/arch/arm64/boot/dts/qcom/
H A Dsm6375-sony-xperia-murray-pdx225.dts45 <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>;
H A Dsm6125.dtsi1424 <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>;
H A Dsdm670.dtsi1853 <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>,
H A Dqcm2290.dtsi1787 <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>,
H A Dsm6115.dtsi2039 <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>;
/linux-6.15/drivers/clk/qcom/
H A Dgcc-sdm845.c3542 [GCC_DISP_GPLL0_DIV_CLK_SRC] = &gcc_disp_gpll0_div_clk_src.clkr,
3695 [GCC_DISP_GPLL0_DIV_CLK_SRC] = &gcc_disp_gpll0_div_clk_src.clkr,
H A Dgcc-sc7180.c2261 [GCC_DISP_GPLL0_DIV_CLK_SRC] = &gcc_disp_gpll0_div_clk_src.clkr,
H A Dgcc-sm7150.c2775 [GCC_DISP_GPLL0_DIV_CLK_SRC] = &gcc_disp_gpll0_div_clk_src.clkr,
H A Dgcc-qcs615.c2772 [GCC_DISP_GPLL0_DIV_CLK_SRC] = &gcc_disp_gpll0_div_clk_src.clkr,
H A Dgcc-qcm2290.c2821 [GCC_DISP_GPLL0_DIV_CLK_SRC] = &gcc_disp_gpll0_div_clk_src.clkr,
H A Dgcc-sm6115.c3328 [GCC_DISP_GPLL0_DIV_CLK_SRC] = &gcc_disp_gpll0_div_clk_src.clkr,
H A Dgcc-sm6375.c3676 [GCC_DISP_GPLL0_DIV_CLK_SRC] = &gcc_disp_gpll0_div_clk_src.clkr,
H A Dgcc-sm6125.c3966 [GCC_DISP_GPLL0_DIV_CLK_SRC] = &gcc_disp_gpll0_div_clk_src.clkr,

12