Home
last modified time | relevance | path

Searched refs:DML2_MAX_PLANES (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/
H A Ddml2_core_shared_types.h279 double OutputBpp[DML2_MAX_PLANES];
394 double TWait[DML2_MAX_PLANES];
443 double Tno_bw[DML2_MAX_PLANES];
473 bool RequiresDSC[DML2_MAX_PLANES];
474 bool RequiresFEC[DML2_MAX_PLANES];
505 bool MPCCombine[DML2_MAX_PLANES];
609 double Tno_bw[DML2_MAX_PLANES];
654 double TWait[DML2_MAX_PLANES];
655 double Tdmdl_vm[DML2_MAX_PLANES];
656 double Tdmdl[DML2_MAX_PLANES];
[all …]
H A Ddml2_core_utils.c403 for (unsigned int k = 0; k < DML2_MAX_PLANES; ++k) { in dml2_core_utils_pipe_plane_mapping()
407 for (unsigned int plane_idx = 0; plane_idx < DML2_MAX_PLANES; plane_idx++) { in dml2_core_utils_pipe_plane_mapping()
617 memset(scratch->main_stream_index_from_svp_stream_index, 0, sizeof(int) * DML2_MAX_PLANES); in dml2_core_utils_expand_implict_subvp()
618 memset(scratch->svp_stream_index_from_main_stream_index, 0, sizeof(int) * DML2_MAX_PLANES); in dml2_core_utils_expand_implict_subvp()
619 memset(scratch->main_plane_index_to_phantom_plane_index, 0, sizeof(int) * DML2_MAX_PLANES); in dml2_core_utils_expand_implict_subvp()
H A Ddml2_core_dcn4.c198 memset(scratch->main_stream_index_from_svp_stream_index, 0, sizeof(int) * DML2_MAX_PLANES); in expand_implict_subvp()
199 memset(scratch->svp_stream_index_from_main_stream_index, 0, sizeof(int) * DML2_MAX_PLANES); in expand_implict_subvp()
200 memset(scratch->main_plane_index_to_phantom_plane_index, 0, sizeof(int) * DML2_MAX_PLANES); in expand_implict_subvp()
H A Ddml2_core_dcn4_calcs.c225 for (unsigned int k = 0; k < DML2_MAX_PLANES; ++k) { in dml_calc_pipe_plane_mapping()
1053 bool DETPieceAssignedToThisSurfaceAlready[DML2_MAX_PLANES]; in CalculateDETBufferSize()
3570 double DCFClkDeepSleepPerSurface[DML2_MAX_PLANES]; in CalculateDCFCLKDeepSleepTdlut()
3659 double zero_double[DML2_MAX_PLANES]; in CalculateDCFCLKDeepSleep()
3660 unsigned int zero_integer[DML2_MAX_PLANES]; in CalculateDCFCLKDeepSleep()
3662 memset(zero_double, 0, DML2_MAX_PLANES * sizeof(double)); in CalculateDCFCLKDeepSleep()
3748 unsigned int MaximumSwathHeightY[DML2_MAX_PLANES] = { 0 }; in CalculateSwathAndDETConfiguration()
3749 unsigned int MaximumSwathHeightC[DML2_MAX_PLANES] = { 0 }; in CalculateSwathAndDETConfiguration()
12417 DML2_ASSERT(l->plane_idx < DML2_MAX_PLANES); in rq_dlg_get_dlg_reg()
12431 if (l->plane_idx < DML2_MAX_PLANES) { in rq_dlg_get_dlg_reg()
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/
H A Ddml_top_types.h348 double OutputBpp[DML2_MAX_PLANES];
351 unsigned int AlignedYPitch[DML2_MAX_PLANES];
454 } plane_info[DML2_MAX_PLANES];
582 } dcc_control[DML2_MAX_PLANES];
629 double Tdmdl_vm[DML2_MAX_PLANES];
630 double Tdmdl[DML2_MAX_PLANES];
631 unsigned int VStartup[DML2_MAX_PLANES];
644 double VRatioPrefetchY[DML2_MAX_PLANES];
645 double VRatioPrefetchC[DML2_MAX_PLANES];
661 bool PTE_BUFFER_MODE[DML2_MAX_PLANES];
[all …]
H A Ddml_top_display_cfg_types.h10 #define DML2_MAX_PLANES 8 macro
437 struct dml2_plane_parameters plane_descriptors[DML2_MAX_PLANES];
438 struct dml2_stream_parameters stream_descriptors[DML2_MAX_PLANES];
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/inc/
H A Ddml2_internal_shared_types.h210 } per_stream[DML2_MAX_PLANES];
216 } per_plane[DML2_MAX_PLANES];
235 bool per_plane_mcache_support[DML2_MAX_PLANES];
615 int current_candidate[DML2_MAX_PLANES];
628 unsigned int stream_plane_mask[DML2_MAX_PLANES];
649 bool group_is_drr_enabled[DML2_MAX_PLANES];
650 bool group_is_drr_active[DML2_MAX_PLANES];
651 double group_line_time_us[DML2_MAX_PLANES];
657 double group_phase_offset[DML2_MAX_PLANES];
736 bool per_plane_status[DML2_MAX_PLANES];
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/inc/
H A Dcore_types.h545 struct dml2_mcache_surface_allocation mcache_allocations[DML2_MAX_PLANES];
547 union dmub_cmd_fams2_config fams2_stream_base_params[DML2_MAX_PLANES];
548 union dmub_cmd_fams2_config fams2_stream_sub_params[DML2_MAX_PLANES];
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_pmo/
H A Ddml2_pmo_dcn4_fams2.c550 enum dml2_pstate_method per_stream_variant_method[DML2_MAX_PLANES]; in expand_variant_strategy()
1043 for (i = 0; i < DML2_MAX_PLANES; i++) { in all_timings_support_drr()
1088 unsigned int num_planes_per_stream[DML2_MAX_PLANES] = { 0 }; in all_timings_support_svp()
1124 for (i = 0; i < DML2_MAX_PLANES; i++) { in all_timings_support_svp()
1223 for (i = 0; i < DML2_MAX_PLANES; i++) { in all_planes_match_method()
1358 memset(s->pmo_dcn4.sorted_group_gtl_disallow_index, 0, sizeof(unsigned int) * DML2_MAX_PLANES); in is_config_schedulable()
1639 for (i = 0; i < DML2_MAX_PLANES; i++) { in get_vactive_pstate_margin()
1654 for (i = 0; i < DML2_MAX_PLANES; i++) { in get_vactive_det_fill_latency_delay_us()
2149 sizeof(struct dml2_fams2_meta) * DML2_MAX_PLANES); in setup_display_config()
H A Ddml2_pmo_dcn3.c201 unsigned int remap_array[DML2_MAX_PLANES]; in are_timings_trivially_synchronizable()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/dml21/
H A Ddml21_utils.c385 …>bw_ctx.bw.dcn.fams2_stream_base_params, 0, sizeof(union dmub_cmd_fams2_config) * DML2_MAX_PLANES); in dml21_build_fams2_programming()
386 …->bw_ctx.bw.dcn.fams2_stream_sub_params, 0, sizeof(union dmub_cmd_fams2_config) * DML2_MAX_PLANES); in dml21_build_fams2_programming()
H A Ddml21_wrapper.c149 for (dml_prog_idx = 0; dml_prog_idx < DML2_MAX_PLANES; dml_prog_idx++) { in dml21_calculate_rq_and_dlg_params()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_dpmm/
H A Ddml2_dpmm_dcn4.c423 unsigned int remap_array[DML2_MAX_PLANES]; in are_timings_trivially_synchronizable()
461 unsigned int remap_array[DML2_MAX_PLANES]; in find_smallest_idle_time_in_vblank_us()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_top/
H A Ddml2_top_soc15.c85 …rt, l->test_mcache.validate_admissibility_params.per_plane_status, sizeof(bool) * DML2_MAX_PLANES); in dml2_top_optimization_test_function_mcache()
1025 …memset(params->per_plane_pipe_mcache_regs, 0, DML2_MAX_PLANES * DML2_MAX_DCN_PIPES * sizeof(struct… in dml2_top_soc15_build_mcache_programming()