Home
last modified time | relevance | path

Searched refs:CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK (Results 1 – 13 of 13) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h2505 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK 0x1000000 macro
H A Dgfx_8_1_sh_mask.h3027 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK 0x1000000 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h11949 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK … macro
H A Dgc_9_1_sh_mask.h13375 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK … macro
H A Dgc_9_2_1_sh_mask.h13153 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK … macro
H A Dgc_9_4_3_sh_mask.h15160 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK … macro
H A Dgc_9_4_2_sh_mask.h3351 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK … macro
H A Dgc_11_5_0_sh_mask.h29559 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK … macro
H A Dgc_11_0_0_sh_mask.h33931 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK … macro
H A Dgc_12_0_0_sh_mask.h19547 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK … macro
H A Dgc_10_1_0_sh_mask.h39580 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK … macro
H A Dgc_11_0_3_sh_mask.h37016 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK … macro
H A Dgc_10_3_0_sh_mask.h36243 #define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK … macro