Home
last modified time | relevance | path

Searched refs:CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h2051 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK 0x200000 macro
H A Dgfx_8_0_sh_mask.h2583 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK 0x200000 macro
H A Dgfx_8_1_sh_mask.h3105 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK 0x200000 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h657 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK … macro
H A Dgc_9_1_sh_mask.h556 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK … macro
H A Dgc_9_2_1_sh_mask.h545 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK … macro
H A Dgc_9_4_3_sh_mask.h586 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK … macro
H A Dgc_9_4_2_sh_mask.h1175 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK … macro
H A Dgc_11_5_0_sh_mask.h3188 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK … macro
H A Dgc_11_0_0_sh_mask.h6032 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK … macro
H A Dgc_12_0_0_sh_mask.h6468 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK … macro
H A Dgc_10_1_0_sh_mask.h6091 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK … macro
H A Dgc_11_0_3_sh_mask.h6807 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK … macro
H A Dgc_10_3_0_sh_mask.h6344 #define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK … macro