| /freebsd-14.2/contrib/llvm-project/lldb/source/Plugins/Instruction/MIPS/ |
| H A D | EmulateInstructionMIPS.cpp | 1419 rt = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_LUI() 1795 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_3ops() 1796 rt = m_reg_info->getEncodingValue(insn.getOperand(1).getReg()); in Emulate_BXX_3ops() 1846 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_3ops_C() 1847 rt = m_reg_info->getEncodingValue(insn.getOperand(1).getReg()); in Emulate_BXX_3ops_C() 1925 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_Bcond_Link_C() 1994 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_Bcond_Link() 2045 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_2ops() 2103 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_2ops_C() 2378 rt = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_JALRS() [all …]
|
| /freebsd-14.2/contrib/llvm-project/lldb/source/Plugins/Instruction/MIPS64/ |
| H A D | EmulateInstructionMIPS64.cpp | 1235 rt = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_LUI() 1335 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_3ops() 1336 rt = m_reg_info->getEncodingValue(insn.getOperand(1).getReg()); in Emulate_BXX_3ops() 1388 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_Bcond_Link() 1499 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_Bcond_Link_C() 1567 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_2ops() 1657 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_3ops_C() 1658 rt = m_reg_info->getEncodingValue(insn.getOperand(1).getReg()); in Emulate_BXX_3ops_C() 1743 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_2ops_C() 1866 rt = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_JALR() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMMCCodeEmitter.cpp | 547 unsigned RegNo = CTX.getRegisterInfo()->getEncodingValue(Reg); in getMachineOpValue() 587 Reg = CTX.getRegisterInfo()->getEncodingValue(MO.getReg()); in EncodeAddrModeOpValues() 981 Reg = CTX.getRegisterInfo()->getEncodingValue(MO.getReg()); in getAddrModeImm12OpValue() 1276 unsigned Rn = CTX.getRegisterInfo()->getEncodingValue(MO.getReg()); in getLdStSORegOpValue() 1354 Imm8 = CTX.getRegisterInfo()->getEncodingValue(MO.getReg()); in getAddrMode3OffsetOpValue() 1390 Imm8 = CTX.getRegisterInfo()->getEncodingValue(MO1.getReg()); in getAddrMode3OpValue() 1623 Value |= CTX.getRegisterInfo()->getEncodingValue(MO2.getReg()); in getT2AddrModeSORegOpValue() 1748 unsigned RegNo = CTX.getRegisterInfo()->getEncodingValue(Reg); in getRegisterListOpValue() 1763 return MRI.getEncodingValue(LHS.getReg()) < in getRegisterListOpValue() 1764 MRI.getEncodingValue(RHS.getReg()); in getRegisterListOpValue() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/CSKY/MCTargetDesc/ |
| H A D | CSKYMCCodeEmitter.cpp | 239 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue() 258 unsigned Imm = Ctx.getRegisterInfo()->getEncodingValue(Rz) - in getRegSeqImmOpValue() 259 Ctx.getRegisterInfo()->getEncodingValue(Ry); in getRegSeqImmOpValue() 261 return ((Ctx.getRegisterInfo()->getEncodingValue(Ry) << 5) | Imm); in getRegSeqImmOpValue() 269 Ctx.getRegisterInfo()->getEncodingValue(MI.getOperand(Op).getReg()); in getRegisterSeqOpValue() 271 Ctx.getRegisterInfo()->getEncodingValue(MI.getOperand(Op + 1).getReg()); in getRegisterSeqOpValue()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | R600ExpandSpecialInstrs.cpp | 127 unsigned DstBase = TRI.getEncodingValue(DstReg) & HW_REG_MASK; in runOnMachineFunction() 154 if ((TRI.getEncodingValue(Src0) & 0xff) < 127 && in runOnMachineFunction() 155 (TRI.getEncodingValue(Src1) & 0xff) < 127) in runOnMachineFunction() 231 unsigned DstBase = TRI.getEncodingValue(DstReg) & HW_REG_MASK; in runOnMachineFunction()
|
| H A D | R600RegisterInfo.cpp | 78 return this->getEncodingValue(reg) >> HW_CHAN_SHIFT; in getHWRegChan() 82 return GET_REG_INDEX(getEncodingValue(Reg)); in getHWRegIndex()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/Disassembler/ |
| H A D | AArch64ExternalSymbolizer.cpp | 102 EncodedInst |= MCRI.getEncodingValue(MI.getOperand(0).getReg()); // reg in tryAddingSymbolicOperand() 131 MCRI.getEncodingValue(MI.getOperand(1).getReg()) << 5; // Rn in tryAddingSymbolicOperand() 132 EncodedInst |= MCRI.getEncodingValue(MI.getOperand(0).getReg()); // Rd in tryAddingSymbolicOperand()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| H A D | AMDGPUMCCodeEmitter.cpp | 350 Encoding |= MRI.getEncodingValue(AMDGPU::EXEC_LO) & in encodeInstruction() 456 RegEnc |= MRI.getEncodingValue(Reg); in getSDWASrcEncoding() 486 RegEnc |= MRI.getEncodingValue(Reg); in getSDWAVopcDstEncoding() 497 unsigned Enc = MRI.getEncodingValue(Reg); in getAVOperandEncoding() 552 unsigned Enc = MRI.getEncodingValue(MO.getReg()); in getMachineOpValue() 567 unsigned Enc = MRI.getEncodingValue(MO.getReg()); in getMachineOpValueT16() 614 uint16_t Encoding = MRI.getEncodingValue(MO.getReg()); in getMachineOpValueT16Lo128()
|
| H A D | R600MCCodeEmitter.cpp | 153 return MRI.getEncodingValue(RegNo) & HW_REG_MASK; in getHWReg() 162 return MRI.getEncodingValue(MO.getReg()); in getMachineOpValue()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/MSP430/MCTargetDesc/ |
| H A D | MSP430MCCodeEmitter.cpp | 108 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue() 127 unsigned Reg = Ctx.getRegisterInfo()->getEncodingValue(MO1.getReg()); in getMemOpValue()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/BPF/MCTargetDesc/ |
| H A D | BPFMCCodeEmitter.cpp | 84 return MRI.getEncodingValue(MO.getReg()); in getMachineOpValue() 164 Encoding = MRI.getEncodingValue(Op1.getReg()); in getMemoryOpValue()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonAsmPrinter.cpp | 377 unsigned Reg = RI->getEncodingValue(Rt.getReg()); in HexagonProcessInstruction() 388 unsigned Reg = RI->getEncodingValue(Rt.getReg()); in HexagonProcessInstruction() 400 unsigned Reg = RI->getEncodingValue(Rt.getReg()); in HexagonProcessInstruction() 412 unsigned Reg = RI->getEncodingValue(Rs.getReg()); in HexagonProcessInstruction() 597 unsigned Reg = RI->getEncodingValue(Rt.getReg()); in HexagonProcessInstruction()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64MCCodeEmitter.cpp | 227 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue() 571 unsigned RegVal = Ctx.getRegisterInfo()->getEncodingValue(RegOpnd); in EncodeRegAsMultipleOf() 587 unsigned RegVal = Ctx.getRegisterInfo()->getEncodingValue(RegOpnd); in EncodeZPR2StridedRegisterClass() 597 unsigned RegVal = Ctx.getRegisterInfo()->getEncodingValue(RegOpnd); in EncodeZPR4StridedRegisterClass()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsOptionRecord.cpp | 78 unsigned EncVal = MCRegInfo->getEncodingValue(SubReg); in SetPhysRegUsed()
|
| H A D | MipsMCCodeEmitter.cpp | 97 unsigned Reg0 = Ctx.getRegisterInfo()->getEncodingValue(RegOp0); in LowerCompactBranch() 98 unsigned Reg1 = Ctx.getRegisterInfo()->getEncodingValue(RegOp1); in LowerCompactBranch() 728 unsigned RegNo = Ctx.getRegisterInfo()->getEncodingValue(Reg); in getMachineOpValue() 1037 unsigned RegNo = Ctx.getRegisterInfo()->getEncodingValue(Reg); in getRegisterListOpValue()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/ |
| H A D | PPCMCCodeEmitter.cpp | 442 return CTX.getRegisterInfo()->getEncodingValue(isPPC64 ? PPC::X13 : PPC::R2); in getTLSRegEncoding() 465 return 0x80 >> CTX.getRegisterInfo()->getEncodingValue(MO.getReg()); in get_crbitm_encoding() 495 return CTX.getRegisterInfo()->getEncodingValue(Reg); in getMachineOpValue()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/ |
| H A D | RISCVMCCodeEmitter.cpp | 360 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue() 560 unsigned Op = Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getRegReg() 561 unsigned Op1 = Ctx.getRegisterInfo()->getEncodingValue(MO1.getReg()); in getRegReg()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/AsmParser/ |
| H A D | HexagonAsmParser.cpp | 1305 const unsigned Lower = RI->getEncodingValue(RegPair); in processInstruction() 1364 if (RI->getEncodingValue(Ry.getReg()) != RI->getEncodingValue(src.getReg())) in processInstruction() 1752 unsigned int RegPairNum = RI->getEncodingValue(Rss.getReg()); in processInstruction() 1776 unsigned int RegNum = RI->getEncodingValue(Rs.getReg()); in processInstruction() 1793 unsigned int RegNum = RI->getEncodingValue(Rs.getReg()); in processInstruction() 1810 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction() 1830 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction() 1853 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction() 1896 unsigned int RegPairNum = RI->getEncodingValue(Rss.getReg()); in processInstruction()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/MCTargetDesc/ |
| H A D | VEMCCodeEmitter.cpp | 95 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64RegisterInfo.h | 34 return getEncodingValue(i); in getSEHRegNum()
|
| H A D | AArch64FalkorHWPFFix.cpp | 659 unsigned Dest = LI.DestReg ? TRI->getEncodingValue(LI.DestReg) : 0; in getTag() 660 unsigned Base = TRI->getEncodingValue(LI.BaseReg); in getTag() 668 Off = (1 << 5) | TRI->getEncodingValue(LI.OffsetOpnd->getReg()); in getTag()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86MCCodeEmitter.cpp | 166 return MRI.getEncodingValue(MI.getOperand(OpNum).getReg()); in getRegEncoding() 197 unsigned Encoding = MRI.getEncodingValue(Reg); in setX() 220 unsigned Encoding = MRI.getEncodingValue(Reg); in setXX2() 228 unsigned Encoding = MRI.getEncodingValue(Reg); in setBB2() 244 setV2(MRI.getEncodingValue(Reg)); in setV2() 499 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()) & 0x7; in getX86RegNum() 504 return Ctx.getRegisterInfo()->getEncodingValue(MI.getOperand(OpNum).getReg()); in getX86RegEncoding()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseRegisterInfo.h | 242 int getSEHRegNum(unsigned i) const { return getEncodingValue(i); } in getSEHRegNum()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/MCTargetDesc/ |
| H A D | M68kMCCodeEmitter.cpp | 207 Value |= RI->getEncodingValue(RegNum); in getMachineOpValue()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/MCTargetDesc/ |
| H A D | SystemZMCCodeEmitter.cpp | 152 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue()
|