Home
last modified time | relevance | path

Searched refs:NextBit (Results 1 – 6 of 6) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Bitcode/
H A DBitcodeCommon.h26 using UsedWithInAlloca = Bitfield::Element<bool, AlignLower::NextBit, 1>;
27 using ExplicitType = Bitfield::Element<bool, UsedWithInAlloca::NextBit, 1>;
28 using SwiftError = Bitfield::Element<bool, ExplicitType::NextBit, 1>;
29 using AlignUpper = Bitfield::Element<unsigned, SwiftError::NextBit, 3>;
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Bitstream/
H A DBitstreamReader.h242 unsigned NextBit = 0; in ReadVBR() local
244 Result |= (Piece & (Mask - 1)) << NextBit; in ReadVBR()
249 NextBit += NumBits-1; in ReadVBR()
250 if (NextBit >= 32) in ReadVBR()
276 unsigned NextBit = 0; in ReadVBR64() local
278 Result |= uint64_t(Piece & (Mask - 1)) << NextBit; in ReadVBR64()
283 NextBit += NumBits-1; in ReadVBR64()
284 if (NextBit >= 64) in ReadVBR64()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/ADT/
H A DBitfields.h231 static constexpr unsigned NextBit = Shift + Bits;
283 return A::NextBit == B::FirstBit && areContiguous<B, Others...>();
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/IR/
H A DInstructions.h62 using UsedWithInAllocaField = BoolBitfieldElementT<AlignmentField::NextBit>;
63 using SwiftErrorField = BoolBitfieldElementT<UsedWithInAllocaField::NextBit>;
179 using AlignmentField = AlignmentBitfieldElementT<VolatileField::NextBit>;
303 using AlignmentField = AlignmentBitfieldElementT<VolatileField::NextBit>;
552 using WeakField = BoolBitfieldElementT<VolatileField::NextBit>;
554 AtomicOrderingBitfieldElementT<WeakField::NextBit>;
556 AtomicOrderingBitfieldElementT<SuccessOrderingField::NextBit>;
558 AlignmentBitfieldElementT<FailureOrderingField::NextBit>;
813 AtomicOrderingBitfieldElementT<VolatileField::NextBit>;
814 using OperationField = BinOpBitfieldElement<AtomicOrderingField::NextBit>;
[all …]
H A DInstrTypes.h1264 Bitfield::Element<CallingConv::ID, CallInstReservedField::NextBit, 10,
/freebsd-14.2/contrib/llvm-project/llvm/utils/TableGen/
H A DCodeGenRegisters.cpp1566 unsigned NextBit = 0; in computeSubRegLaneMasks() local
1572 unsigned SrcBit = NextBit; in computeSubRegLaneMasks()
1574 if (NextBit < LaneBitmask::BitWidth-1) in computeSubRegLaneMasks()
1575 ++NextBit; in computeSubRegLaneMasks()