Searched refs:MaskOps (Results 1 – 3 of 3) sorted by relevance
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/AggressiveInstCombine/ |
| H A D | AggressiveInstCombine.cpp | 175 struct MaskOps { struct
181 MaskOps(unsigned BitWidth, bool MatchAnds) in MaskOps() argument
192 static bool matchAndOrChain(Value *V, MaskOps &MOps) { in matchAndOrChain()
249 MaskOps MOps(I.getType()->getScalarSizeInBits(), MatchAllBitsSet); in foldAnyOrAllBitsSet()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 5203 SmallVector<int, 16> MaskOps(WidenNumElts, -1); in WidenVecRes_CONCAT_VECTORS() local
5205 MaskOps[i] = i; in WidenVecRes_CONCAT_VECTORS()
5206 MaskOps[i + NumInElts] = i + WidenNumElts; in WidenVecRes_CONCAT_VECTORS()
5211 MaskOps); in WidenVecRes_CONCAT_VECTORS()
7384 SmallVector<SDValue, 16> MaskOps; in ModifyToType() local
7385 MaskOps.append(MinNumElts, DAG.getAllOnesConstant(dl, EltVT)); in ModifyToType()
7386 MaskOps.append(WidenNumElts - MinNumElts, DAG.getConstant(0, dl, EltVT)); in ModifyToType()
7389 DAG.getBuildVector(NVT, dl, MaskOps)); in ModifyToType()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 10403 SmallVector<SDValue, 16> MaskOps; in lowerShuffleAsBitBlend() local
10407 MaskOps.push_back(Mask[i] < Size ? AllOnes : Zero); in lowerShuffleAsBitBlend()
10410 SDValue V1Mask = DAG.getBuildVector(VT, DL, MaskOps); in lowerShuffleAsBitBlend()
|