Home
last modified time | relevance | path

Searched refs:IsLoad (Results 1 – 25 of 55) sorted by relevance

123

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
342 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
348 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
359 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
671 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
682 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
699 if (SwapVector[UseIdx].IsSwap && !SwapVector[UseIdx].IsLoad && in recordUnoptimizableWebs()
729 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
780 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
1006 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td869 bit IsLoad = ?;
1034 let IsLoad = true;
1038 let IsLoad = true;
1044 let IsLoad = true;
1048 let IsLoad = true;
1052 let IsLoad = true;
1057 let IsLoad = true;
1061 let IsLoad = true;
1065 let IsLoad = true;
1069 let IsLoad = true;
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXInstrFormats.td35 bit IsLoad = false;
51 let TSFlags{5...5} = IsLoad;
/freebsd-14.2/contrib/llvm-project/clang/lib/StaticAnalyzer/Checkers/
H A DErrnoChecker.cpp36 void checkLocation(SVal Loc, bool IsLoad, const Stmt *S,
134 void ErrnoChecker::checkLocation(SVal Loc, bool IsLoad, const Stmt *S, in checkLocation() argument
147 if (IsLoad) { in checkLocation()
H A DCheckerDocumentation.cpp154 void checkLocation(SVal Loc, bool IsLoad, const Stmt *S, in checkLocation() argument
H A DObjCSuperDeallocChecker.cpp131 void ObjCSuperDeallocChecker::checkLocation(SVal L, bool IsLoad, const Stmt *S, in checkLocation() argument
H A DNSErrorChecker.cpp251 if (event.IsLoad) in checkEvent()
/freebsd-14.2/contrib/llvm-project/clang/include/clang/Basic/
H A Darm_sve.td31 …def SVLD1_BF : MInst<"svld1[_{2}]", "dPc", "b", [IsLoad, IsStreamingCompatible], MemElt…
32 …def SVLD1_VNUM_BF : MInst<"svld1_vnum[_{2}]", "dPcl", "b", [IsLoad, IsStreamingCompatible], MemElt…
123 def SVLDFF1 : MInst<"svldff1[_{2}]", "dPc", "csilUcUsUiUlhfd", [IsLoad], MemEltTyDe…
141 …def SVLDFF1_BF : MInst<"svldff1[_{2}]", "dPc", "b", [IsLoad], MemEltTyDefault, "aarch64…
142 …def SVLDFF1_VNUM_BF : MInst<"svldff1_vnum[_{2}]", "dPcl", "b", [IsLoad], MemEltTyDefault, "aarch64…
241 …def SVLDNF1_BF : MInst<"svldnf1[_{2}]", "dPc", "b", [IsLoad], MemEltTyDefault, "aarch64…
242 …def SVLDNF1_VNUM_BF : MInst<"svldnf1_vnum[_{2}]", "dPcl", "b", [IsLoad], MemEltTyDefault, "aarch64…
303 …def SVLD1UWQ : MInst<"svld1uwq[_{d}]", "dPc", "iUif", [IsLoad], MemEltTyInt32, "aarch64_sve_…
304 …def SVLD1UWQ_VNUM : MInst<"svld1uwq_vnum[_{d}]", "dPcl", "iUif", [IsLoad], MemEltTyInt32, "aarch64…
306 …def SVLD1UDQ : MInst<"svld1udq[_{d}]", "dPc", "lUld", [IsLoad], MemEltTyInt64, "aarch64_sve_…
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstructions.td489 let IsLoad = 1;
494 let IsLoad = 1;
498 let IsLoad = 1;
502 let IsLoad = 1;
506 let IsLoad = 1;
510 let IsLoad = 1;
514 let IsLoad = 1;
692 let IsLoad = 1;
697 let IsLoad = 1;
H A DSIInstrInfo.td335 let IsLoad = 1;
340 let IsLoad = 1;
369 let IsLoad = 1;
374 let IsLoad = 1;
379 let IsLoad = 1;
384 let IsLoad = 1;
389 let IsLoad = 1;
394 let IsLoad = 1;
399 let IsLoad = 1;
404 let IsLoad = 1;
[all …]
H A DAMDGPUInstCombineIntrinsic.cpp438 bool IsLoad = true);
1206 int DMaskIdx, bool IsLoad) { in simplifyAMDGCNMemoryIntrinsicDemanded() argument
1208 auto *IIVTy = cast<FixedVectorType>(IsLoad ? II.getType() in simplifyAMDGCNMemoryIntrinsicDemanded()
1320 if (!IsLoad) { in simplifyAMDGCNMemoryIntrinsicDemanded()
1338 if (IsLoad) { in simplifyAMDGCNMemoryIntrinsicDemanded()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/Vectorize/
H A DLoadStoreVectorizer.cpp140 const auto &[UnderlyingObject, AddrSpace, ElementSize, IsLoad] = K; in operator <<()
141 return OS << (IsLoad ? "load" : "store") << " of " << *UnderlyingObject in operator <<()
548 auto Impl = [&](auto IsLoad) { in splitChainByMayAliasInstrs() argument
550 auto [ChainBegin, ChainEnd] = [&](auto IsLoad) { in splitChainByMayAliasInstrs() argument
551 if constexpr (IsLoad()) in splitChainByMayAliasInstrs()
555 }(IsLoad); in splitChainByMayAliasInstrs()
562 if (isSafeToMove<IsLoad>(ChainIt->Inst, NewChain.front().Inst, in splitChainByMayAliasInstrs()
/freebsd-14.2/contrib/llvm-project/lldb/source/Plugins/Process/Utility/
H A DStopInfoMachException.cpp38 bool IsLoad; member
61 return PtrauthInstructionInfo{insn->IsAuthenticated(), insn->IsLoad(), in GetPtrauthInstructionInfo()
163 if (ptrauth_info && ptrauth_info->IsAuthenticated && ptrauth_info->IsLoad) { in DeterminePtrauthFailure()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/
H A DX86ShuffleDecode.h136 void DecodeScalarMoveMask(unsigned NumElts, bool IsLoad,
H A DX86ShuffleDecode.cpp390 void DecodeScalarMoveMask(unsigned NumElts, bool IsLoad, in DecodeScalarMoveMask() argument
396 ShuffleMask.push_back(IsLoad ? static_cast<int>(SM_SentinelZero) : i); in DecodeScalarMoveMask()
/freebsd-14.2/contrib/llvm-project/clang/lib/StaticAnalyzer/Core/
H A DCheckerManager.cpp316 bool IsLoad; member
325 : Checkers(checkers), Loc(loc), IsLoad(isLoad), NodeEx(NodeEx), in CheckLocationContext()
333 ProgramPoint::Kind K = IsLoad ? ProgramPoint::PreLoadKind : in runChecker()
340 checkFn(Loc, IsLoad, BoundEx, C); in runChecker()
/freebsd-14.2/contrib/llvm-project/lldb/include/lldb/Core/
H A DDisassembler.h168 virtual bool IsLoad() = 0;
363 bool IsLoad() override;
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVBuiltins.cpp1864 bool IsLoad = Opcode == SPIRV::OpLoad; in generateLoadStoreInst() local
1867 if (IsLoad) { in generateLoadStoreInst()
1876 if (!IsLoad) { in generateLoadStoreInst()
1882 if ((IsLoad && NumArgs >= 2) || NumArgs >= 3) { in generateLoadStoreInst()
1883 MIB.addImm(getConstFromIntrinsic(Call->Arguments[IsLoad ? 1 : 2], MRI)); in generateLoadStoreInst()
1884 MRI->setRegClass(Call->Arguments[IsLoad ? 1 : 2], &SPIRV::IDRegClass); in generateLoadStoreInst()
1886 if ((IsLoad && NumArgs >= 3) || NumArgs >= 4) { in generateLoadStoreInst()
1887 MIB.addImm(getConstFromIntrinsic(Call->Arguments[IsLoad ? 2 : 3], MRI)); in generateLoadStoreInst()
1888 MRI->setRegClass(Call->Arguments[IsLoad ? 2 : 3], &SPIRV::IDRegClass); in generateLoadStoreInst()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/Scalar/
H A DEarlyCSE.cpp684 bool IsLoad = false; member
688 bool IsAtomic, bool IsLoad) in LoadValue()
690 IsAtomic(IsAtomic), IsLoad(IsLoad) {} in LoadValue()
1588 if (InVal.IsLoad) in processNode()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/IPO/
H A DAttributor.cpp364 template <bool IsLoad, typename Ty>
402 !(IsLoad ? isAllocationFn(&Obj, TLI) : isNoAliasCall(&Obj))) { in getPotentialCopiesOfMemoryValue()
443 if ((IsLoad && !Acc.isWriteOrAssumption()) || (!IsLoad && !Acc.isRead())) in getPotentialCopiesOfMemoryValue()
445 if (IsLoad) { in getPotentialCopiesOfMemoryValue()
467 if ((IsLoad && !Acc.isWriteOrAssumption()) || (!IsLoad && !Acc.isRead())) in getPotentialCopiesOfMemoryValue()
469 if (IsLoad && Acc.isWrittenValueYetUndetermined()) in getPotentialCopiesOfMemoryValue()
484 if (IsLoad) { in getPotentialCopiesOfMemoryValue()
531 /* FindInterferingWrites */ IsLoad, in getPotentialCopiesOfMemoryValue()
532 /* FindInterferingReads */ !IsLoad, CheckAccess, in getPotentialCopiesOfMemoryValue()
541 if (IsLoad && !HasBeenWrittenTo && !Range.isUnassigned()) { in getPotentialCopiesOfMemoryValue()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/
H A DVVPISelLowering.cpp126 const bool IsLoad = (VVPOpc == VEISD::VVP_LOAD); in lowerVVP_LOAD_STORE() local
151 if (IsLoad) { in lowerVVP_LOAD_STORE()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Analysis/
H A DLoads.cpp456 BatchAAResults *AA, bool *IsLoad, in FindAvailableLoadedValue() argument
464 ScanBB, ScanFrom, MaxInstsToScan, AA, IsLoad, in FindAvailableLoadedValue()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64LegalizerInfo.cpp1605 bool IsLoad = MI.getOpcode() == TargetOpcode::G_LOAD; in legalizeLoadStore() local
1606 bool IsLoadAcquire = IsLoad && Ordering == AtomicOrdering::Acquire; in legalizeLoadStore()
1607 bool IsStoreRelease = !IsLoad && Ordering == AtomicOrdering::Release; in legalizeLoadStore()
1615 Opcode = IsLoad ? AArch64::LDIAPPX : AArch64::STILPX; in legalizeLoadStore()
1623 Opcode = IsLoad ? AArch64::LDPXi : AArch64::STPXi; in legalizeLoadStore()
1627 if (IsLoad) { in legalizeLoadStore()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMLoadStoreOptimizer.cpp500 bool IsLoad = in UpdateBaseRegUses() local
505 if (IsLoad || IsStore) { in UpdateBaseRegUses()
840 bool IsLoad = isi32Load(Opcode); in CreateLoadStoreDouble() local
841 assert((IsLoad || isi32Store(Opcode)) && "Must have integer load or store"); in CreateLoadStoreDouble()
842 unsigned LoadStoreOpcode = IsLoad ? ARM::t2LDRDi8 : ARM::t2STRDi8; in CreateLoadStoreDouble()
847 if (IsLoad) { in CreateLoadStoreDouble()
863 bool IsLoad = isLoadSingle(Opcode); in MergeOpsUpdate() local
878 if (IsLoad) { in MergeOpsUpdate()
/freebsd-14.2/contrib/llvm-project/clang/lib/CodeGen/
H A DCGAtomic.cpp1456 bool IsLoad = E->getOp() == AtomicExpr::AO__c11_atomic_load || in EmitAtomicExpr() local
1482 if (IsLoad) in EmitAtomicExpr()
1488 if (IsLoad || IsStore) in EmitAtomicExpr()
1514 if (!IsLoad) in EmitAtomicExpr()
1516 if (!IsLoad && !IsStore) in EmitAtomicExpr()
1543 if (!IsLoad) { in EmitAtomicExpr()
1551 if (!IsLoad && !IsStore) { in EmitAtomicExpr()

123