Home
last modified time | relevance | path

Searched refs:TargetLoweringOpt (Results 1 – 13 of 13) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetLowering.h3283 struct TargetLoweringOpt { struct
3290 explicit TargetLoweringOpt(SelectionDAG &InDAG, in TargetLoweringOpt() argument
3318 TargetLoweringOpt &TLO) const; argument
3322 TargetLoweringOpt &TLO) const;
3330 TargetLoweringOpt &TLO) const { in targetShrinkDemandedConstant()
3338 TargetLoweringOpt &TLO) const;
3355 TargetLoweringOpt &TLO, unsigned Depth = 0,
3361 KnownBits &Known, TargetLoweringOpt &TLO,
3478 APInt &KnownZero, TargetLoweringOpt &TLO, unsigned Depth = 0) const;
3489 TargetLoweringOpt &TLO,
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.h1073 TargetLoweringOpt &TLO) const override;
1093 TargetLoweringOpt &TLO,
1099 TargetLoweringOpt &TLO,
1106 TargetLoweringOpt &TLO,
H A DX86ISelLowering.cpp34645 TargetLoweringOpt &TLO) const { in targetShrinkDemandedConstant()
38588 TargetLowering::TargetLoweringOpt &TLO, unsigned Depth) const { in SimplifyDemandedVectorEltsForTargetShuffle()
38655 TargetLoweringOpt &TLO, unsigned Depth) const { in SimplifyDemandedVectorEltsForTargetNode()
39226 const APInt &OriginalDemandedElts, KnownBits &Known, TargetLoweringOpt &TLO, in SimplifyDemandedBitsForTargetNode()
41657 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in combineVSelectToBLENDV()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.h436 TargetLoweringOpt &TLO,
519 TargetLoweringOpt &TLO) const override;
H A DARMISelLowering.cpp18923 TargetLoweringOpt &TLO) const { in targetShrinkDemandedConstant()
19005 const APInt &OriginalDemandedElts, KnownBits &Known, TargetLoweringOpt &TLO, in SimplifyDemandedBitsForTargetNode()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.h512 TargetLoweringOpt &TLO) const override;
1099 TargetLoweringOpt &TLO,
H A DAArch64ISelLowering.cpp1621 TargetLowering::TargetLoweringOpt &TLO, in optimizeLogicalImm()
1716 TargetLoweringOpt &TLO) const { in targetShrinkDemandedConstant()
15221 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in performTBISimplification()
18709 const APInt &OriginalDemandedElts, KnownBits &Known, TargetLoweringOpt &TLO, in SimplifyDemandedBitsForTargetNode()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h345 TargetLoweringOpt &TLO) const override;
H A DRISCVISelLowering.cpp6414 TargetLoweringOpt &TLO) const { in targetShrinkDemandedConstant()
/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp497 TargetLoweringOpt &TLO) const { in ShrinkDemandedConstant()
537 TargetLoweringOpt &TLO) const { in ShrinkDemandedConstant()
550 TargetLoweringOpt &TLO) const { in ShrinkDemandedOp()
595 TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in SimplifyDemandedBits()
609 TargetLoweringOpt &TLO, in SimplifyDemandedBits()
892 const APInt &OriginalDemandedElts, KnownBits &Known, TargetLoweringOpt &TLO, in SimplifyDemandedBits()
2303 TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in SimplifyDemandedVectorElts()
2366 APInt &KnownZero, TargetLoweringOpt &TLO, unsigned Depth, in SimplifyDemandedVectorElts()
3002 TargetLoweringOpt &TLO, unsigned Depth) const { in SimplifyDemandedVectorEltsForTargetNode()
3014 KnownBits &Known, TargetLoweringOpt &TLO, unsigned Depth) const { in SimplifyDemandedBitsForTargetNode()
H A DDAGCombiner.cpp312 void CommitTargetLoweringOpt(const TargetLowering::TargetLoweringOpt &TLO);
327 TargetLowering::TargetLoweringOpt TLO(DAG, LegalTypes, LegalOperations); in SimplifyDemandedBits()
857 CommitTargetLoweringOpt(const TargetLowering::TargetLoweringOpt &TLO) { in CommitTargetLoweringOpt()
1136 CommitTargetLoweringOpt(const TargetLowering::TargetLoweringOpt &TLO) { in CommitTargetLoweringOpt()
1163 TargetLowering::TargetLoweringOpt TLO(DAG, LegalTypes, LegalOperations); in SimplifyDemandedBits()
1182 TargetLowering::TargetLoweringOpt TLO(DAG, LegalTypes, LegalOperations); in SimplifyDemandedVectorElts()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreISelLowering.cpp1606 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in PerformDAGCombine()
1622 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in PerformDAGCombine()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp4186 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in PerformDAGCombine()