Home
last modified time | relevance | path

Searched refs:texture (Results 1 – 13 of 13) sorted by relevance

/freebsd-12.1/sys/dev/drm/
H A Dvia_verifier.c301 cur_seq->tex_level_lo[cur_seq->texture]; in finish_current_sequence()
426 tmp_addr = &cur_seq->t_addr[cur_seq->texture][tmp]; in investigate_hazard()
433 tmp_addr = &cur_seq->t_addr[cur_seq->texture][tmp]; in investigate_hazard()
450 cur_seq->pitch[cur_seq->texture][tmp] = in investigate_hazard()
452 cur_seq->tex_npot[cur_seq->texture] = 1; in investigate_hazard()
454 cur_seq->pitch[cur_seq->texture][tmp] = in investigate_hazard()
456 cur_seq->tex_npot[cur_seq->texture] = 0; in investigate_hazard()
466 tmp_addr = &cur_seq->t_addr[cur_seq->texture][9]; in investigate_hazard()
502 cur_seq->tex_palette_size[cur_seq->texture] = in investigate_hazard()
650 hc_state->texture = 0; in via_check_header2()
[all …]
H A Dvia_verifier.h40 unsigned texture; member
/freebsd-12.1/contrib/file/magic/Magdir/
H A Danimation253 >>>>10 byte&0xF0 32 \b, still texture
257 >>>9 byte&0xF8 16 \b, still texture
272 >>4 byte 81 \b, scalable texture @ L1
294 >>4 byte 209 \b, advanced scalable texture @ L1
295 >>4 byte 210 \b, advanced scalable texture @ L2
296 >>4 byte 211 \b, advanced scalable texture @ L3
322 >>>5 byte&0xF0 32 \b, still texture (missing profile header)
326 >>4 byte&0xF8 16 \b, still texture (missing profile header)
H A Dimages1629 # Type: Khronos KTX texture.
1702 0 string \xABKTX\ 11\xBB\r\n\x1A\n Khronos KTX texture
1708 # Type: Valve VTF texture.
1756 # Type: Valve VTF3 (PS3) texture.
1764 # Type: ASTC texture.
1775 >7 lelong&0x00FFFFFF x texture, %u
H A Dgames15 >28 long x %u texture coordinates,
/freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/
H A DAMDGPU.td31 "Support 128-bit texture resources"
380 // Sparse texture support requires that all result registers are zeroed when
387 "Enable zeroing of result registers for sparse texture fetches"
/freebsd-12.1/sys/dev/drm2/radeon/
H A Dr600_cs.c1553 struct radeon_bo *texture, in r600_check_texture_resource() argument
1677 if ((l0_size + word2) > radeon_bo_size(texture)) { in r600_check_texture_resource()
1681 l0_size, radeon_bo_size(texture)); in r600_check_texture_resource()
2034 struct radeon_bo *texture, *mipmap; in r600_packet3_check() local
2052 texture = reloc->robj; in r600_packet3_check()
2062 texture, mipmap, in r600_packet3_check()
H A Devergreen_cs.c760 struct radeon_bo *texture, in evergreen_cs_track_validate_texture() argument
858 if (toffset > radeon_bo_size(texture)) { in evergreen_cs_track_validate_texture()
863 depth, radeon_bo_size(texture), in evergreen_cs_track_validate_texture()
2484 struct radeon_bo *texture, *mipmap; in evergreen_packet3_check() local
2513 texture = reloc->robj; in evergreen_packet3_check()
2537 r = evergreen_cs_track_validate_texture(p, texture, mipmap, idx+1+(i*8)); in evergreen_packet3_check()
/freebsd-12.1/contrib/llvm/include/llvm/IR/
H A DIntrinsicsAMDGPU.td462 // Represent texture/image types / dimensionality.
H A DIntrinsicsNVVM.td870 // For getting the handle from a texture or surface variable
2591 "llvm.nvvm.istypep.texture">,
/freebsd-12.1/contrib/llvm/lib/Target/NVPTX/
H A DNVPTXIntrinsics.td1821 // non-coherent texture cache, and therefore the values read must be read-only
2279 // NOTE: For Fermi support, any new texture/surface/sampler intrinsics must be
/freebsd-12.1/share/dict/
H A Dweb2a4681 beam texture
22387 flowage texture
22448 flow texture
25723 graphic-texture
62010 synneusis texture
H A Dweb2201130 texture