Home
last modified time | relevance | path

Searched refs:cfg_offset (Results 1 – 6 of 6) sorted by relevance

/freebsd-12.1/sys/dev/bhnd/bhndb/
H A Dbhndb_pci_hwdata.c100 .cfg_offset = BHNDB_PCI_V1_BAR0_WIN0_CONTROL
134 .cfg_offset = BHNDB_PCI_V1_BAR0_WIN0_CONTROL,
302 .cfg_offset = BHNDB_PCI_V0_BAR0_WIN0_CONTROL
384 .cfg_offset = BHNDB_PCI_V1_BAR0_WIN0_CONTROL
459 .cfg_offset = BHNDB_PCI_V1_BAR0_WIN0_CONTROL
539 .cfg_offset = BHNDB_PCI_V2_BAR0_WIN0_CONTROL,
550 .cfg_offset = BHNDB_PCI_V2_BAR0_WIN1_CONTROL,
622 .cfg_offset = BHNDB_PCI_V3_BAR0_WIN0_CONTROL,
633 .cfg_offset = BHNDB_PCI_V3_BAR0_WIN1_CONTROL,
H A Dbhndb.h101 bus_size_t cfg_offset; /**< window address config offset. */ member
H A Dbhndb_pci.c909 reg = rw->d.dyn.cfg_offset; in bhndb_pci_compat_setregwin()
942 pci_write_config(pci_dev, rw->d.dyn.cfg_offset, addr, 4); in bhndb_pci_fast_setregwin()
/freebsd-12.1/sys/dev/bhnd/siba/
H A Dsiba_erom.c540 bhnd_size_t cfg_offset, cfg_size; in siba_erom_lookup_core_addr() local
542 cfg_offset = SIBA_CFG_OFFSET(cfg); in siba_erom_lookup_core_addr()
554 bhnd_port_type_name(type), port, region, cfg_offset, in siba_erom_lookup_core_addr()
560 if (BHND_ADDR_MAX - region_addr < cfg_offset) { in siba_erom_lookup_core_addr()
563 cfg_offset, bhnd_port_type_name(BHND_PORT_DEVICE), in siba_erom_lookup_core_addr()
572 *addr = region_addr + cfg_offset; in siba_erom_lookup_core_addr()
/freebsd-12.1/sys/contrib/octeon-sdk/
H A Dcvmx-pcie.h262 uint32_t cvmx_pcie_cfgx_read(int pcie_port, uint32_t cfg_offset);
272 void cvmx_pcie_cfgx_write(int pcie_port, uint32_t cfg_offset, uint32_t val);
H A Dcvmx-pcie.c1416 uint32_t cvmx_pcie_cfgx_read(int pcie_port, uint32_t cfg_offset) in cvmx_pcie_cfgx_read() argument
1422 pescx_cfg_rd.s.addr = cfg_offset; in cvmx_pcie_cfgx_read()
1431 pemx_cfg_rd.s.addr = cfg_offset; in cvmx_pcie_cfgx_read()
1447 void cvmx_pcie_cfgx_write(int pcie_port, uint32_t cfg_offset, uint32_t val) in cvmx_pcie_cfgx_write() argument
1453 pescx_cfg_wr.s.addr = cfg_offset; in cvmx_pcie_cfgx_write()
1461 pemx_cfg_wr.s.addr = cfg_offset; in cvmx_pcie_cfgx_write()