Home
last modified time | relevance | path

Searched refs:esw (Results 1 – 13 of 13) sorted by relevance

/f-stack/freebsd/contrib/device-tree/Bindings/net/
H A Dralink,rt3050-esw.txt8 - compatible: Should be "ralink,rt3050-esw"
12 - reset-names: Should contain the reset names "esw"
21 esw@10110000 {
22 compatible = "ralink,rt3050-esw";
26 reset-names = "esw";
H A Dmediatek-net.txt21 "ethif", "esw", "gp2", "gp1" : For MT2701 and MT7623 SoC
22 "ethif", "esw", "gp0", "gp1", "gp2", "sgmii_tx250m", "sgmii_rx250m",
24 "ethif", "sgmiitop", "esw", "gp0", "gp1", "gp2", "fe", "sgmii_tx250m",
63 clock-names = "ethif", "esw", "gp2", "gp1";
H A Dralink,rt2880-net.txt20 "esw" is also required.
/f-stack/freebsd/contrib/device-tree/Bindings/pinctrl/
H A Dpinctrl-mt7622.txt208 "esw" "eth" 51, 52, 53, 54, 55, 56,
479 mux-esw {
480 groups = "esw";
/f-stack/freebsd/contrib/octeon-sdk/
H A Dcvmx-pcie.c668 mem_access_subid.s.esw = 1; /* Endian-swap for Writes. */ in __cvmx_pcie_rc_initialize_gen1()
1103 mem_access_subid.s.esw = 1; /* Endian-swap for Writes. */ in __cvmx_pcie_rc_initialize_gen2()
1582 mem_access_subid.s.esw = 0; /* Endian-swap for Writes. */ in cvmx_pcie_ep_initialize()
1597 mem_access_subid.s.esw = 0; /* Endian-swap for Writes. */ in cvmx_pcie_ep_initialize()
H A Dcvmx-sli-defs.h3505 uint64_t esw : 2; /**< ES<1:0> for writes to this subid. member
3527 uint64_t esw : 2;
3548 uint64_t esw : 2; /**< ES<1:0> for writes to this subid. member
3571 uint64_t esw : 2;
3595 uint64_t esw : 2; /**< ES<1:0> for writes to this subid. member
3614 uint64_t esw : 2;
H A Dcvmx-npi-defs.h3193 uint64_t esw : 2; /**< Endian-Swap on write. */ member
3205 uint64_t esw : 2;
3217 uint64_t esw : 2; /**< Endian-Swap on write. */ member
3229 uint64_t esw : 2;
H A Dcvmx-npei-defs.h5435 uint64_t esw : 2; /**< Endian-swap for Writes. */ member
5447 uint64_t esw : 2;
/f-stack/freebsd/contrib/device-tree/src/arm/
H A Dmt7629.dtsi462 clock-names = "ethif", "sgmiitop", "esw", "gp0", "gp1",
H A Dmt2701.dtsi725 clock-names = "ethif", "esw", "gp1", "gp2", "trgpll";
H A Dmt7623.dtsi1061 clock-names = "ethif", "esw", "gp1", "gp2", "trgpll";
/f-stack/freebsd/mips/cavium/
H A Doctopci.c914 npi_mem_access_subid.s.esw = 1; /* Byte-swap on write */ in octopci_init_pci()
/f-stack/freebsd/contrib/device-tree/src/arm64/mediatek/
H A Dmt7622.dtsi930 clock-names = "ethif", "esw", "gp0", "gp1", "gp2",